A transition entropy area estimation method for combinational circuits

被引:2
|
作者
Zhang, S [1 ]
Wang, NL [1 ]
Zhou, R [1 ]
机构
[1] Tsinghua Univ, Inst Microelect, Beijing 100084, Peoples R China
关键词
D O I
10.1109/ICASIC.2003.1277491
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
A new area estimation model with transition information entropy has been proposed by considering the behavioral relationship and similarity between input and output signals of logic circuits. The probability methods are used to evaluate the similarity and relationship degree between inputs and outputs of circuits. The area estimation algorithm with transition entropy was implemented on a lot of random circuits and BENCHMARK circuits, and the experimental results show 3% better estimation precision at least for logic circuits with m-input and one-output.
引用
收藏
页码:63 / 66
页数:4
相关论文
共 50 条
  • [1] An Efficient SER Estimation Method for Combinational Circuits
    Kehl, Natalja
    Rosenstiel, Wolfgang
    [J]. IEEE TRANSACTIONS ON RELIABILITY, 2011, 60 (04) : 742 - 747
  • [2] A new method for power estimation and optimization of combinational circuits
    Aldeen, Ahmed Sammy
    Al-Asaad, Hussain
    [J]. 2007 INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2007, : 198 - +
  • [3] A Hybrid Method for Signal Probability Estimation with Combinational Circuits
    Chen, Chunhong
    Zhan, Suoyue
    [J]. 2022 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, APCCAS, 2022, : 472 - 475
  • [4] A hybrid method for signal probability and reliability estimation with combinational circuits
    Zhan, Suoyue
    Chen, Chunhong
    [J]. INTEGRATION-THE VLSI JOURNAL, 2022, 87 : 275 - 283
  • [5] A fast and accurate delay dependent method for switching estimation of large combinational circuits
    Theoharis, S
    Theodoridis, G
    Soudris, D
    Goutis, C
    Thanailakis, A
    [J]. JOURNAL OF SYSTEMS ARCHITECTURE, 2002, 48 (4-5) : 113 - 124
  • [6] Efficient design diversity estimation for combinational circuits
    Mitra, S
    Saxena, NR
    McCluskey, EJ
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 2004, 53 (11) : 1483 - 1492
  • [7] Functional complexity estimation for large combinational circuits
    Aborhey, S
    [J]. IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2002, 149 (02): : 39 - 45
  • [8] Improving the accuracy of support-set finding method for power estimation of combinational circuits
    Choi, H
    Hwang, SH
    [J]. EUROPEAN DESIGN & TEST CONFERENCE - ED&TC 97, PROCEEDINGS, 1997, : 526 - 530
  • [9] TRANSITION COUNT TESTING OF COMBINATIONAL LOGIC-CIRCUITS
    HAYES, JP
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 1976, 25 (06) : 613 - 620
  • [10] Techniques for estimation of design diversity for combinational logic circuits
    Mitra, S
    Saxena, NR
    McCluskey, EJ
    [J]. INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS, PROCEEDINGS, 2001, : 25 - 34