共 50 条
- [1] A new method for power estimation and optimization of combinational circuits [J]. 2007 INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2007, : 198 - +
- [3] Runtime leakage power estimation technique for combinational circuits [J]. PROCEEDINGS OF THE ASP-DAC 2007, 2007, : 660 - +
- [5] A transition entropy area estimation method for combinational circuits [J]. 2003 5TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2003, : 63 - 66
- [6] A Hybrid Method for Signal Probability Estimation with Combinational Circuits [J]. 2022 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, APCCAS, 2022, : 472 - 475
- [10] Maximum power-up current estimation in combinational CMOS circuits [J]. CIRCUITS AND SYSTEMS FOR SIGNAL PROCESSING , INFORMATION AND COMMUNICATION TECHNOLOGIES, AND POWER SOURCES AND SYSTEMS, VOL 1 AND 2, PROCEEDINGS, 2006, : 70 - 73