A Digital Phase-locked Loop Based on MAP in PLC

被引：0

作者：

Lu Saijun ^{[1
]}

Li Qianshu ^{[2
]}

Mao Taiping ^{[2
]}

机构：

[1] Guizhou Normal Univ, Inst Intelligent Informat Proc, Guiyang 550001, Peoples R China

[2] Ctr Sci Computat, Guiyang 550001, Peoples R China

来源：

ICEMI 2007: PROCEEDINGS OF 2007 8TH INTERNATIONAL CONFERENCE ON ELECTRONIC MEASUREMENT & INSTRUMENTS, VOL IV | 2007年

关键词：

power line communication; impulsive noise; max a posteriori; digital phased-locked loop;

D O I：

暂无

中图分类号：

TP39 [计算机的应用];

学科分类号：

081203 ; 0835 ;

摘要：

The conventional DPLLs (Digital Phase-locked Loops) are designed for Gaussian noise environment, and play important roles in carrier and clock recoveries. However, in power line communication (PLC), the power line noise is often impulsive, and then its statistical feature is different from Gaussian one. Therefore, we introduced Class A noise model in PLC first, and then proposed an optimum DPLL for such Class A noise environment using the techniques based on MAP (Maximum A Posteriori) estimating. The simulated results show the proposed DPLL has the smaller steady state phase errors than the conventional DPLL under Class A noise environment.

引用

页码：786 / +

页数：2

共 50 条

[1] A Digital Phase-locked Loop Based on MAP in PLC
Wu, Zhilan
PROCEEDINGS OF THE 3RD INTERNATIONAL CONFERENCE ON ANTI-COUNTERFEITING, SECURITY, AND IDENTIFICATION IN COMMUNICATION, 2009, : 76 - 79
[2] Spatiotemporal dynamics of a digital phase-locked loop based coupled map lattice system
Banerjee, Tanmoy
Paul, Bishwajit
Sarkar, B. C.
CHAOS, 2014, 24 (01)
[3] A digital phase-locked loop based LLRF system
Fu, Xiaoliang
Fong, Ken
Yin, Zhiguo
Zheng, Qiwen
Au, Thomas
NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH SECTION A-ACCELERATORS SPECTROMETERS DETECTORS AND ASSOCIATED EQUIPMENT, 2020, 962
[4] DYNAMICS OF DIGITAL PHASE-LOCKED LOOP
MAKSAKOV, VP
RADIOTEKHNIKA I ELEKTRONIKA, 1988, 33 (05): : 999 - 1007
[5] DIGITAL PHASE-LOCKED LOOP.
Furtney Jr., R.W.
1884, (17):
[6] DIGITAL PHASE-LOCKED LOOP MODELS
BELYKH, VN
RADIOTEKHNIKA I ELEKTRONIKA, 1979, 24 (11): : 2244 - 2253
[7] A design method for digital phase-locked loop
Ru Jiyuan
Liu Yujia
Xue Wei
PROCEEDINGS OF THE 2015 4TH NATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS AND COMPUTER ENGINEERING ( NCEECE 2015), 2016, 47 : 1471 - 1475
[8] A digital phase-locked loop for frequency detection
Werter, JM
38TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, PROCEEDINGS, VOLS 1 AND 2, 1996, : 1252 - 1255
[9] JITTER REDUCTION OF A DIGITAL PHASE-LOCKED LOOP
YAMASHITA, M
TSUJI, T
NISHIMURA, T
MURATA, M
NAMEKAWA, T
PROCEEDINGS OF THE IEEE, 1976, 64 (11) : 1640 - 1641
[10] GRAPHICAL ANALYSIS OF A DIGITAL PHASE-LOCKED LOOP
RUSSO, F
IEEE TRANSACTIONS ON AEROSPACE AND ELECTRONIC SYSTEMS, 1979, 15 (01) : 88 - 94

← 1 2 3 4 5 →