A Digital Phase-locked Loop Based on MAP in PLC

被引：0

作者：

Lu Saijun ^{[1
]}

Li Qianshu ^{[2
]}

Mao Taiping ^{[2
]}

机构：

[1] Guizhou Normal Univ, Inst Intelligent Informat Proc, Guiyang 550001, Peoples R China

[2] Ctr Sci Computat, Guiyang 550001, Peoples R China

来源：

ICEMI 2007: PROCEEDINGS OF 2007 8TH INTERNATIONAL CONFERENCE ON ELECTRONIC MEASUREMENT & INSTRUMENTS, VOL IV | 2007年

关键词：

power line communication; impulsive noise; max a posteriori; digital phased-locked loop;

D O I：

暂无

中图分类号：

TP39 [计算机的应用];

学科分类号：

081203 ; 0835 ;

摘要：

The conventional DPLLs (Digital Phase-locked Loops) are designed for Gaussian noise environment, and play important roles in carrier and clock recoveries. However, in power line communication (PLC), the power line noise is often impulsive, and then its statistical feature is different from Gaussian one. Therefore, we introduced Class A noise model in PLC first, and then proposed an optimum DPLL for such Class A noise environment using the techniques based on MAP (Maximum A Posteriori) estimating. The simulated results show the proposed DPLL has the smaller steady state phase errors than the conventional DPLL under Class A noise environment.

引用

页码：786 / +

页数：2

共 50 条

[31] A New Approach on Design of a Digital Phase-Locked Loop
Ahn, Choon Ki
Shi, Peng
You, Sung Hyun
IEEE SIGNAL PROCESSING LETTERS, 2016, 23 (05) : 600 - 604
[32] Intelligent phase-locked loop for digital network synchronization
Zhang, Qingnan
Zhao, Xin
Hsi-An Chiao Tung Ta Hsueh/Journal of Xi'an Jiaotong University, 1991, 25 (05): : 91 - 98
[33] NEW DUAL DIGITAL PHASE-LOCKED LOOP.
Yamasaki, Shoichiro
Nakagawa, Masao
Tsunogae, Toshio
Electronics and Communications in Japan, Part I: Communications (English translation of Denshi Tsushin Gakkai Ronbunshi), 1986, 69 (05): : 67 - 74
[34] Fractional-order digital phase-locked loop
El-Khazali, Reyad
2007 14TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-4, 2007, : 963 - 966
[35] Modeling and Simulation of Digital Phase-Locked Loop in Simulink
Parkaban, N.
Robens, M.
Grewing, C.
Christ, V.
Liebau, D.
Muralidharan, P.
Nielinger, D.
Yegin, U.
Zambanini, A.
van Waasen, S.
15TH INTERNATIONAL CONFERENCE ON SYNTHESIS, MODELING, ANALYSIS AND SIMULATION METHODS AND APPLICATIONS TO CIRCUIT DESIGN (SMACD 2018), 2018, : 121 - 124
[36] MULTILOOP HYBRID DIGITAL PHASE-LOCKED LOOP.
Majumdar, T.
Bhattacharya, A.K.
Ray, S.K.
Biswas, B.N.
1600, (28):
[37] NEW INTEGRATED CIRCUIT DIGITAL PHASE-LOCKED LOOP
LEE, WH
HARRINGTON, EV
COX, DB
IEEE TRANSACTIONS ON AEROSPACE AND ELECTRONIC SYSTEMS, 1975, 11 (04) : 682 - 682
[38] WIDEBAND ALL-DIGITAL PHASE-LOCKED LOOP
YAMAMOTO, H
MORI, S
ELECTRONICS & COMMUNICATIONS IN JAPAN, 1975, 58 (03): : 27 - 34
[39] A wide-band digital phase-locked loop
Ambarish, Shilpa
Wagdy, Mahmoud Fawzy
THIRD INTERNATIONAL CONFERENCE ON INFORMATION TECHNOLOGY: NEW GENERATIONS, PROCEEDINGS, 2006, : 597 - +
[40] A fast-locking digital phase-locked loop
Wagdy, Mahmoud Fawzy
Vaishnava, Srishti
THIRD INTERNATIONAL CONFERENCE ON INFORMATION TECHNOLOGY: NEW GENERATIONS, PROCEEDINGS, 2006, : 742 - +

← 1 2 3 4 5 →