Comparison of Lidless & Overmold Flip Chip Package with 40nm Ultra Low-K Silicon Technology

被引：2
|
作者：
Prasad, Aparna [1 ]
Kang, Teck Gyu [1 ]
Li, Yuan [1 ]
Robinson, Dale [2 ]
Pasia, Rodel [2 ]
Yoo, Bosun [2 ]
机构：
[1] Altera Corp, 101 Innovat Dr, San Jose, CA 95134 USA
[2] Amkor Technol, Chandler, AZ 85284 USA
来源：
2010 PROCEEDINGS 60TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC) | 2010年
关键词：
D O I：
10.1109/ECTC.2010.5490881
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Current portable electronic products are driving component packaging towards Flip Chip Packaging Technologies for integrating multiple electrical functionalities. The driver for flip chip continues to be performance and small form factor. This paper evaluates the lidless and molded flip chip packages with 40nm ultra low K (ULK) Silicon Technology. A comparative study on the two package types is carried out showing the effect of substrate core thickness and die thickness on the package coplanarity. Second level solder fatigue life between the two packages are also discussed. Finite Element Method (FEM) is done using various packaging design parameters and material properties for two packages types to study their effect on the key output parameters like stress in ULK Silicon, component and board level reliability.
引用
收藏
页码：31 / 35
页数：5
相关论文
共 50 条
  • [1] Advanced Flip-Chip Package Production Solution for 40nm/28nm Technology Nodes
    Chen, C. S.
    Liu, C. S.
    Lee, C. H.
    Tsai, H. Y.
    Pu, H. P.
    Hsu, K. C.
    Kuo, H. J.
    Cheng, M. D.
    Wu, C. Y.
    Chiu, S. L.
    Wu, K. C.
    Chen, H. W.
    Hsiao, C. W.
    Tung, C. H.
    Lii, M. J.
    Yu, Douglas C. H.
    2010 INTERNATIONAL ELECTRON DEVICES MEETING - TECHNICAL DIGEST, 2010,
  • [2] Chip Package Interaction and Mechanical Reliability Impact on Cu/ultra low-k Interconnects in Flip Chip Package
    Uchibori, Chihiro J.
    Zhang, Xuefeng
    Ho, Paul S.
    Nakamura, T.
    2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 1211 - +
  • [3] Chip package interaction in ultra low-k/copper interconnect technology
    Liu, X. H.
    Shaw, T. M.
    Liniger, E. G.
    Lane, M. W.
    Bonilla, G.
    Doyle, J. P.
    Herbst, Bw.
    Questad, D. L.
    ICEPT: 2007 8TH INTERNATIONAL CONFERENCE ON ELECTRONICS PACKAGING TECHNOLOGY, PROCEEDINGS, 2007, : 38 - 39
  • [4] Impact of Chip Package Interaction on Cu/Ultra low-k interconnect delamination in Flip Chip Package with large die
    Uchibori, Chihiro J.
    Lee, Michael
    PROCEEDINGS OF THE 2009 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2009, : 217 - 219
  • [5] Reliability of high-end flip-chip package with large 45nm ultra low-k die
    Bansal, Anurag
    Kang, Teck-Gyu
    Li, Yuan
    58TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, PROCEEDINGS, 2008, : 1357 - 1361
  • [6] Impact of Cu/low-k Interconnect Design on Chip Package Interaction in Flip Chip Package
    Uchibori, C. J.
    Lee, Michael
    Zhang, Xuefeng
    Ho, P. S.
    Nakamura, T.
    STRESS-INDUCED PHENOMENA IN METALLIZATION, 2009, 1143 : 185 - +
  • [7] Low-K Flip Chip Board Level Reliability on 65nm Technology
    Tsao, Pei-Haw
    Kiang, Bill
    Wu, Kenneth
    Chang, Abel
    Yuan, Tsorng-Dih
    57TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2007 PROCEEDINGS, 2007, : 110 - +
  • [8] Chip-to-package interaction for a 90 nm Cu/PECVD Low-k technology
    Landers, W
    Edelstein, D
    Clevenger, L
    Das, S
    Yang, CC
    Aoki, T
    Beaulieu, F
    Casey, J
    Cowley, A
    Cullinan, M
    Daubenspeck, T
    Davis, C
    Demarest, J
    Duchesne, E
    Guerin, L
    Hawken, D
    Ivers, T
    Lane, M
    Liu, X
    Lombardi, T
    McCarthy, C
    Muzzy, C
    Nadeau-Filteau, J
    Questad, D
    Sauter, W
    Shaw, T
    Wright, J
    PROCEEDINGS OF THE IEEE 2004 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2004, : 108 - 110
  • [9] Novel CuCMP Slurry Evaluation for 45/40nm BEOL Low-k Technology and Beyond
    Zhao, Feng
    Liu, Hongtao
    Hu, Tony
    Chen, Feng
    Liu, Kent
    Deng, Wufeng
    Cao, Junzhu
    Zhou, Sky
    Zhang, Jason
    Zhou, Erico
    Song, Kerry
    Zhao, Jun
    Bao, Ethan
    Chen, Larry
    CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE 2012 (CSTIC 2012), 2012, 44 (01): : 531 - 536
  • [10] Chip Package Interaction Analysis for Cu/Ultra Low-k Large Die Flip Chip Ball Grid Array
    Uchibori, Chihiro J.
    Lee, Michael
    Zhang, Xeufeng
    Ho, Paul S.
    IEEE 9TH VLSI PACKAGING WORKSHOP IN JAPAN, 2008, : 87 - +
12345