Comparison of Lidless & Overmold Flip Chip Package with 40nm Ultra Low-K Silicon Technology

被引：2
|
作者：
Prasad, Aparna [1 ]
Kang, Teck Gyu [1 ]
Li, Yuan [1 ]
Robinson, Dale [2 ]
Pasia, Rodel [2 ]
Yoo, Bosun [2 ]
机构：
[1] Altera Corp, 101 Innovat Dr, San Jose, CA 95134 USA
[2] Amkor Technol, Chandler, AZ 85284 USA
来源：
2010 PROCEEDINGS 60TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC) | 2010年
关键词：
D O I：
10.1109/ECTC.2010.5490881
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Current portable electronic products are driving component packaging towards Flip Chip Packaging Technologies for integrating multiple electrical functionalities. The driver for flip chip continues to be performance and small form factor. This paper evaluates the lidless and molded flip chip packages with 40nm ultra low K (ULK) Silicon Technology. A comparative study on the two package types is carried out showing the effect of substrate core thickness and die thickness on the package coplanarity. Second level solder fatigue life between the two packages are also discussed. Finite Element Method (FEM) is done using various packaging design parameters and material properties for two packages types to study their effect on the key output parameters like stress in ULK Silicon, component and board level reliability.
引用
收藏
页码：31 / 35
页数：5
相关论文
共 50 条
  • [41] A Comprehensive Process Engineering on TDDB for Direct Polishing Ultra-Low K Dielectric Cu Interconnects at 40nm Technology Node and Beyond
    Lin, W. C.
    Tsai, T. C.
    Hsu, H. K.
    Lin, Jack
    Tsao, W. C.
    Chen, Willis
    Cheng, C. M.
    Hsu, C. L.
    Liu, C. C.
    Hsu, C. M.
    Lin, J. F.
    Huang, C. C.
    Wu, J. Y.
    2011 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2011,
  • [42] Underfill Selection, Characterization, and Reliability Study for Fine-Pitch, Large Die Cu/Low-K Flip Chip Package
    Ong, Yue Ying
    Ho, Soon Wee
    Sekhar, Vasarla Nagendra
    Ong, Xuefen
    Ong, Jimmy
    Zhang, Xiaowu
    Vaidyanathan, Kripesh
    Yoon, Seung Uk
    Lau, John H.
    Kheng, Lim Yeow
    Yeo, David
    Chan, Kai Chong
    Zhang, Yanfeng
    Tan, Juan Boon
    Sohn, Dong Kyun
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2011, 1 (03): : 279 - 290
  • [43] Interconnect Materials Challenges for sub 20 nm Technology Nodes: Ultra Low-k Dielectrics.
    Baklanov, Mikhail R.
    2012 IEEE 11TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT-2012), 2012, : 111 - 113
  • [44] Sidewall restoration of porous ultra low-k dielectrics for sub-45 nm technology nodes
    Chaabouni, H.
    Chapelon, L. L.
    Aimadeddine, M.
    Vitiello, J.
    Farcy, A.
    Delsol, R.
    Brun, P.
    Fossati, D.
    Arnal, V.
    Chevolleau, T.
    Joubert, O.
    Torres, J.
    MICROELECTRONIC ENGINEERING, 2007, 84 (11) : 2595 - 2599
  • [45] Reliability improvement of 90nm large flip chip low-k die via dicing and assembly process optimization
    Chaware, Raghunandan
    Hoang, Lan
    EPTC 2006: 8TH ELECTRONIC PACKAGING TECHNOLOGY CONFERENCE, VOLS 1 AND 2, 2006, : 622 - 626
  • [46] Process and materials considerations for Pb-free flip chip packaging of 65nm Cu/low-k device
    Min, Tan Ai
    Kheng, Soh Choew
    Lim, Sharon Pei-Siang
    Lee, Charles
    EPTC 2006: 8TH ELECTRONIC PACKAGING TECHNOLOGY CONFERENCE, VOLS 1 AND 2, 2006, : 336 - 339
  • [47] Multi Beam Laser Grooving Process Parameter Development and Die Strength Characterization for 40nm Node Low-K/ULK Wafer
    Shi, Koh Wen
    Yow, K. Y.
    Lo, Calvin
    Kar, Yap Boon
    Misran, Halina
    2014 IEEE 36TH INTERNATIONAL ELECTRONICS MANUFACTURING TECHNOLOGY CONFERENCE (IEMT), 2015,
  • [48] An 82% Energy-Saving Change-Sensing Flip-Flop in 40nm CMOS for Ultra-Low Power Applications
    Le, Van Loi
    Li, Juhui
    Chang, Alan
    Kim, Tony T.
    2017 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC), 2017, : 197 - 200
  • [49] Wafer Level Underfill for Area Array Cu Pillar Flip Chip Packaging of Ultra Low-k Chips on Organic Substrates
    Nah, Jae-Woong
    Gaynes, Michael
    Perfecto, Eric
    Feger, Claudius
    2012 IEEE 62ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2012, : 1233 - 1238
  • [50] Underfill Selection for Large Body (50x50mm) Lidded Flip Chip BGA Package with ELK 40nm Pb-free Bumps
    Sun, Peng
    Zhang, Vivian
    Xu, Rocky
    Zhang, Tonglong
    2012 13TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING (ICEPT-HDP 2012), 2012, : 1650 - 1654
12345