Bottom-up digital system-level reliability modeling

被引:0
|
作者
Amador, N. Ruiz [1 ,2 ]
Huard, V. [1 ]
Pion, E. [1 ]
Cacho, F. [1 ]
Croain, D. [1 ]
Robert, V. [1 ]
Engels, S. [1 ]
Flatresse, P. [1 ]
Anghel, L. [2 ]
机构
[1] STMicroelect, Technol R&D, Crolles, France
[2] TIMA Lab, Grenoble, France
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We demonstrate here for the first time that it is possible by a bottom-up approach to build transistor- and gate-level models with enough accuracy to allow direct comparison with experimental degradations at system-level. This work opens new ways to optimize high level digital systems with respect to aging with great accuracy.
引用
收藏
页数:4
相关论文
共 50 条
  • [1] Bottom-up modeling of residential batteries and their effect on system-level generation cost
    Jaglal, Dillon
    Procopiou, Andreas T.
    Petrou, Kyriacos
    Ochoa, Luis F.
    ELECTRIC POWER SYSTEMS RESEARCH, 2020, 189
  • [2] Algorithmic methods for bottom-up generation of system-level RF macromodels
    Roychowdhury, J
    ISCCSP : 2004 FIRST INTERNATIONAL SYMPOSIUM ON CONTROL, COMMUNICATIONS AND SIGNAL PROCESSING, 2004, : 57 - 62
  • [3] A PREDICTIVE BOTTOM-UP HIERARCHICAL APPROACH TO DIGITAL SYSTEM RELIABILITY
    Huard, V.
    Pion, E.
    Cacho, F.
    Croain, D.
    Robert, V.
    De later, R.
    Mergault, P.
    Engels, S.
    Flatresse, P.
    Amador, N. Ruiz
    Anghel, L.
    2012 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2012,
  • [4] A joint bottom-up solution methodology for system-level pavement rehabilitation and reconstruction
    Lee, Jinwoo
    Madanat, Samer
    TRANSPORTATION RESEARCH PART B-METHODOLOGICAL, 2015, 78 : 106 - 122
  • [5] A bottom-up approach for System-On-Chip reliability
    Huard, V.
    Ruiz, N.
    Cacho, F.
    Pion, E.
    MICROELECTRONICS RELIABILITY, 2011, 51 (9-11) : 1425 - 1439
  • [6] BOTTOM-UP THE SYSTEM
    STAPLES, L
    SOCIAL POLICY, 1989, 19 (04) : 34 - 39
  • [7] System-Level Modeling and Reliability Analysis of Microprocessor Systems
    Chen, Chang-Chih
    Milor, Linda
    2013 5TH IEEE INTERNATIONAL WORKSHOP ON ADVANCES IN SENSORS AND INTERFACES (IWASI), 2013, : 178 - 183
  • [8] A Bottom-Up Competency Modeling Approach
    Marques, Joao
    Zacarias, Marielba
    Tribolet, Jose
    ADVANCES IN ENTERPRISE ENGINEERING IV, 2010, 49 : 50 - 64
  • [9] Bottom-up development of multicellular digital organisms
    Yong-Guang Zhang
    Masanori Sugisaka
    Xiaoqiang Wu
    Artificial Life and Robotics, 2000, 4 (3) : 143 - 147
  • [10] Macro-Level Bottom-Up Energy Demand Modeling for Telecommunication Networks
    Mardi Marta Dinata, Mochamad
    Yamaguchi, Yohei
    Uchida, Hideaki
    Shimoda, Yoshiyuki
    Subekti, Agus
    IEEE ACCESS, 2024, 12 : 127198 - 127211