A bottom-up approach for System-On-Chip reliability

被引：19
|
作者：
Huard, V. [1 ]
Ruiz, N. [1 ]
Cacho, F. [1 ]
Pion, E. [1 ]
机构：
[1] STMicroelectronics, Alliance Crolles2, F-38926 Crolles, France
来源：
MICROELECTRONICS RELIABILITY | 2011年 / 51卷 / 9-11期
关键词：
D O I：
10.1016/j.microrel.2011.07.086
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
We demonstrate here for the first time that it is possible by a bottom-up approach to build transistor- and gate-level models with enough accuracy to allow direct comparison with experimental degradations at system-level. This work opens new ways to optimize high level digital systems with respect to aging with great accuracy. (C) 2011 Elsevier Ltd. All rights reserved.
引用
收藏
页码：1425 / 1439
页数：15
相关论文
共 50 条
  • [1] A PREDICTIVE BOTTOM-UP HIERARCHICAL APPROACH TO DIGITAL SYSTEM RELIABILITY
    Huard, V.
    Pion, E.
    Cacho, F.
    Croain, D.
    Robert, V.
    De later, R.
    Mergault, P.
    Engels, S.
    Flatresse, P.
    Amador, N. Ruiz
    Anghel, L.
    2012 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2012,
  • [2] A bottom-up approach to on-chip signal integrity
    Acquaviva, A
    Bogliolo, A
    INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2003, 2799 : 540 - 549
  • [3] Reliability Evaluation of Transmission Planetary Gears "bottom-up" approach
    Zivkovic, Predrag
    Milutinovic, Miroslav
    Tica, Milan
    Trifkovic, Spasoje
    Camagic, Ivica
    EKSPLOATACJA I NIEZAWODNOSC-MAINTENANCE AND RELIABILITY, 2023, 25 (01):
  • [4] BOTTOM-UP THE SYSTEM
    STAPLES, L
    SOCIAL POLICY, 1989, 19 (04) : 34 - 39
  • [5] Bottom-up digital system-level reliability modeling
    Amador, N. Ruiz
    Huard, V.
    Pion, E.
    Cacho, F.
    Croain, D.
    Robert, V.
    Engels, S.
    Flatresse, P.
    Anghel, L.
    2011 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2011,
  • [6] Spintronics in the "Bottom-up" Approach
    Kruglyak, Yu. A.
    Kondratenko, P. A.
    Lopatkin, Yu. M.
    JOURNAL OF NANO- AND ELECTRONIC PHYSICS, 2014, 6 (04)
  • [7] A bottom-up approach to development
    Mortensen, RR
    NEW POWER OF REGIONS: A POLICY FOCUS FOR RURAL AMERICA, 2002, : 71 - 75
  • [8] Reliability tests for system-on-chip design
    Firtat, B
    Enoiu, C
    Delovsky, G
    2004 International Semiconductor Conference, Vols 1and 2, Proceedings, 2004, : 471 - 474
  • [9] From defects creation to circuit reliability - A bottom-up approach (invited)
    Huard, V.
    Cacho, F.
    Randriamihaja, Y. Mamy
    Bravaix, A.
    MICROELECTRONIC ENGINEERING, 2011, 88 (07) : 1396 - 1407
  • [10] Finite scheduling - The bottom-up approach
    Hess, U
    MEASUREMENTS & CONTROL, 1996, (176): : 141 - 143
12345