Two-dimensional signal Gating for low-power array multiplier design

被引：0

作者：

Huang, ZJ ^{[1
]}

Ercegovac, MD ^{[1
]}

机构：

[1] Univ Calif Los Angeles, Dept Comp Sci, Los Angeles, CA 90024 USA

来源：

2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I, PROCEEDINGS | 2002年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Two-dimensional (2-D) signal gating schemes are proposed for low-power array multiplier design. 2-D gating provides gating lines for both multiplicand and multiplier operands. Different regions of the multiplier are dynamically deactivated according to the actual precision of each operand. Bit-level implementation is studied in order to minimize the gating overhead and make realistic evaluation. Compared to previous work, the 2-D signal gating is better in terms of power consumpiion, power-delay product and power-area product.

引用

页码：489 / 492

页数：4

共 50 条

[21] Low power array multiplier design by topology optimization
Huang, ZJ
Ercegovac, MD
[J]. ADVANCED SIGNAL PROCESSING ALGORITHMS, ARCHITECTURES, AND IMPLEMENTATIONS XII, 2002, 4791 : 424 - 435
[22] Preceded two-dimensional coding method for low-power serial bus
Shin, Y
Jeong, DK
[J]. ELECTRONICS LETTERS, 1999, 35 (18) : 1524 - 1526
[23] Design of low-power low-area asynchronous iterative multiplier
You, Heng
Hei, Yong
Yuan, Jia
Tang, Weidi
Bai, Xu
Qiao, Shushan
[J]. IEICE ELECTRONICS EXPRESS, 2019, 16 (11)
[24] Low-power rotary clock array design
Yu, Zhengtao
Liu, Xun
[J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2007, 15 (01) : 5 - 12
[25] The Design of Multiplier in Integrated Circuit based on Low-power Algorithm
Zhou, Duo
[J]. ADVANCED DEVELOPMENT IN AUTOMATION, MATERIALS AND MANUFACTURING, 2014, 624 : 385 - 388
[26] The "quiet" state - A new approach to low-power multiplier design
Mallios, N
Burgess, N
[J]. CONFERENCE RECORD OF THE THIRTY-SEVENTH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, VOLS 1 AND 2, 2003, : 2222 - 2226
[27] Improving power-awareness of pipelined array multipliers using two-dimensional pipeline gating and its application on FIR design
Di, J
Yuan, JS
Demara, R
[J]. INTEGRATION-THE VLSI JOURNAL, 2006, 39 (02) : 90 - 112
[28] A clock-gating method for low-power LSI design
Kitahara, T
Minami, F
Ueda, T
Usami, K
Nishio, S
Murakata, M
Mitsuhashi, T
[J]. PROCEEDINGS OF THE ASP-DAC '98 - ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 1998 WITH EDA TECHNO FAIR '98, 1998, : 307 - 312
[29] Low-Cost Low-Power Bypassing-Based Multiplier Design
Yan, Jin-Tai
Chen, Zhi-Wei
[J]. 2010 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 2338 - 2341
[30] A ROM based Low-Power Multiplier
Paul, Bipul C.
Fujita, Shinobu
Kajima, Masaki
[J]. 2008 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE, 2008, : 69 - +

← 1 2 3 4 5 →