Technology-Design-Manufacturing Co-optimization for Advanced Mobile SoCs

被引:0
|
作者
Yeap, Geoffrey [1 ]
机构
[1] Qualcomm Technol Inc, San Diego, CA 92121 USA
关键词
Mobile SoCs; design-technology co-optimization; design rule; double patterning; local interconnect;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
How to maintain the Moore's Law scaling beyond the 193 immersion resolution limit is the key question semiconductor industry needs to answer in the near future. Process complexity will undoubtfully increase for 14nm node and beyond, which brings both challenges and opportunities for technology development. A vertically integrated technology-design-manufacturing co-optimization flow is desired to better address the complicated issues new process changes bring. In recent years smart mobile wireless devices have been the fastest growing consumer electronics market. Advanced mobile devices such as smartphones are complex systems with the overriding objective of providing the best user-experience value by harnessing all the technology innovations. Most critical system drivers are better system performance/power efficiency, cost effectiveness, and smaller form factors, which, in turns, drive the need of system design and solution with More-than-Moore innovations. Mobile system-on-chips (SoCs) has become the leading driver for semiconductor technology definition and manufacturing. Here we highlight how the co-optimization strategy influenced architecture, device/circuit, process technology and package, in the face of growing process cost/complexity and variability as well as design rule restrictions.
引用
收藏
页数:8
相关论文
共 50 条
  • [41] Technology/Memory Co-Design and Co-Optimization Using E-Tree Interconnect
    Pei, Zhenlin
    Mayahinia, Mahta
    Liu, Hsiao-Hsuan
    Tahoori, Mehdi
    Catthoor, Francky
    Tokei, Zsolt
    Pan, Chenyun
    [J]. PROCEEDINGS OF THE GREAT LAKES SYMPOSIUM ON VLSI 2023, GLSVLSI 2023, 2023, : 159 - 162
  • [42] ASAP7 Predictive Design Kit Development and Cell Design Technology Co-optimization
    Vashishtha, Vinay
    Vangala, Manoj
    Clark, Lawrence T.
    [J]. 2017 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2017, : 992 - 998
  • [43] Process-Design Co-Optimization for FPGA
    Xiang, Qi
    [J]. 2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 2031 - 2034
  • [44] Co-Optimization of Design and Fabrication Plans for Carpentry
    Zhao, Haisen
    Willsey, Max
    Zhu, Amy
    Nandi, Chandrakana
    Tatlock, Zachary
    Solomon, Justin
    Schulz, Adriana
    [J]. ACM TRANSACTIONS ON GRAPHICS, 2022, 41 (03):
  • [45] Design and Technology Co-Optimization for exploring Power, Performance, Area and Manufacturability Trade-offs in Advanced FDSOI and FinFET Technologies
    Rashed, Mahbub
    Ahmed, Shibly
    Jain, Navneet
    Kim, Juhan
    Davar, Sushama
    Balasubramaniam, Pala
    Blatchford, James
    Todi, Ravi
    [J]. 2018 IEEE 2ND ELECTRON DEVICES TECHNOLOGY AND MANUFACTURING CONFERENCE (EDTM 2018), 2018, : 89 - 90
  • [46] Design and System Technology Co-Optimization Sensitivity Prediction for VLSI Technology Development using Machine Learning
    Cheng, Chung-Kuan
    Ho, Chia-Tung
    Holtz, Chester
    Lin, Bill
    [J]. 2021 ACM/IEEE INTERNATIONAL WORKSHOP ON SYSTEM-LEVEL INTERCONNECT PATHFINDING (SLIP 2021), 2021, : 8 - 15
  • [47] Scaling Beyond 7nm: Design-Technology Co-optimization at the Rescue
    Ryckaert, Julien
    [J]. PROCEEDINGS OF THE 2016 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN (ISPD'16), 2016, : 89 - 89
  • [48] Design Technology Co-Optimization Strategy for Ge Fraction in SiGe Channel of SGOI FinFET
    Li, Shixin
    Wu, Zhenhua
    [J]. NANOMATERIALS, 2023, 13 (11)
  • [49] Design-Technology Co-Optimization for NVM-Based Neuromorphic Processing Elements
    Song, Shihao
    Balaji, Adarsha
    Das, Anup
    Kandasamy, Nagarajan
    [J]. ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2022, 21 (06)
  • [50] New Memory Technology, Design and Architecture Co-optimization to Enable Future System Needs
    Furnemont, Arnaud
    [J]. 2019 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATION (VLSI-TSA), 2019,