Technology-Design-Manufacturing Co-optimization for Advanced Mobile SoCs

被引:0
|
作者
Yeap, Geoffrey [1 ]
机构
[1] Qualcomm Technol Inc, San Diego, CA 92121 USA
关键词
Mobile SoCs; design-technology co-optimization; design rule; double patterning; local interconnect;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
How to maintain the Moore's Law scaling beyond the 193 immersion resolution limit is the key question semiconductor industry needs to answer in the near future. Process complexity will undoubtfully increase for 14nm node and beyond, which brings both challenges and opportunities for technology development. A vertically integrated technology-design-manufacturing co-optimization flow is desired to better address the complicated issues new process changes bring. In recent years smart mobile wireless devices have been the fastest growing consumer electronics market. Advanced mobile devices such as smartphones are complex systems with the overriding objective of providing the best user-experience value by harnessing all the technology innovations. Most critical system drivers are better system performance/power efficiency, cost effectiveness, and smaller form factors, which, in turns, drive the need of system design and solution with More-than-Moore innovations. Mobile system-on-chips (SoCs) has become the leading driver for semiconductor technology definition and manufacturing. Here we highlight how the co-optimization strategy influenced architecture, device/circuit, process technology and package, in the face of growing process cost/complexity and variability as well as design rule restrictions.
引用
收藏
页数:8
相关论文
共 50 条
  • [1] Technology-Design-Manufacturing Co-optimization for Advanced Mobile SoCs
    Yang, Da
    Gan, Chock
    Chidambaram, P. R.
    Nallapadi, Giri
    Zhu, John
    Song, S. C.
    Xu, Jeff
    Yeap, Geoffrey
    [J]. DESIGN-PROCESS-TECHNOLOGY CO-OPTIMIZATION FOR MANUFACTURABILITY VIII, 2014, 9053
  • [2] Design Technology Co-Optimization for Cold CMOS Benefits in Advanced Technologies
    Chiang, Hung-Li
    Wu, Jui-Jen
    Chou, Chen-Han
    Hsiao, Yen-Fu
    Chen, Yi-Chun
    Liu, Leo
    Wang, Jer-Fu
    Chen, Tzu-Chiang
    Liao, Pei-Jun
    Cai, Jin
    Bao, Xinyu
    Cheng, Alan
    Chang, Meng-Fan
    [J]. 2021 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2021,
  • [3] ADVANCED 3D DESIGN TECHNOLOGY CO-OPTIMIZATION FOR MANUFACTURABILITY
    Chen, Yu De
    Huang, Jacky
    Zhao, Dalong
    Yim, Daebin
    Ervin, Joseph
    [J]. 2019 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE (CSTIC), 2019,
  • [4] Design-Technology Co-Optimization for Reliability and Quality in Advanced Nodes
    Shroff, Mehul D.
    Loke, Alvin L. S.
    [J]. DESIGN-PROCESS-TECHNOLOGY CO-OPTIMIZATION XV, 2021, 11614
  • [5] Electromigration-aware design technology co-optimization for SRAM in advanced technology nodes
    Mayahinia, Mahta
    Liu, Hsiao-Hsuan
    Mishra, Subrat
    Tokei, Zsolt
    Catthoor, Francky
    Tahoori, Mehdi
    [J]. 2023 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, DATE, 2023,
  • [6] Yield and Performance Improvement Through Technology-Design Co-optimization in Advanced Technology Nodes
    Liang, Yue
    [J]. 2014 IEEE INTERNATIONAL TEST CONFERENCE (ITC), 2014,
  • [7] Design and Manufacturing Process Co-optimization in Nano-Technology (Designer Track Paper)
    Hsu, Meng-Kai
    Katta, Nitesh
    Lin, Homer Yen-Hung
    Lin, Keny Tzu-Hen
    Tam, King Ho
    Wang, Ken Chung-Hsing
    [J]. 2014 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2014, : 574 - 581
  • [8] Ab Initio for Design-Technology Co-Optimization
    Aboud, Shela J.
    Huang, Joanne
    Cobb, Jonathan
    Gunst, Tue
    Asenov, Plamen
    Dam, Thuc
    Borges, Ricardo
    [J]. DESIGN-PROCESS-TECHNOLOGY CO-OPTIMIZATION XV, 2021, 11614
  • [9] Design Technology Co-optimization for N10
    Ryckaert, J.
    Raghavan, P.
    Baert, R.
    Bardon, M. G.
    Dusa, M.
    Mallik, A.
    Sakhare, S.
    Vandewalle, B.
    Wambacq, P.
    Chava, B.
    Croes, K.
    Dehan, M.
    Jang, D.
    Leray, P.
    Liu, T-T.
    Miyaguchi, K.
    Parvais, B.
    Schuddinck, P.
    Weemaes, P.
    Mercha, A.
    Bommels, J.
    Horiguchi, N.
    McIntyre, G.
    Thean, A.
    Tokei, Z.
    Cheng, S.
    Verkest, D.
    Steegen, A.
    [J]. 2014 IEEE PROCEEDINGS OF THE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2014,
  • [10] Efficient wrapper/TAM co-optimization for large SOCs
    Iyengar, V
    Chakrabarty, K
    Marinissen, EJ
    [J]. DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, 2002, : 491 - 498