Low-power fully integrated 10-Gb/s SONET/SDH transceiver in 0.13-μm CMOS

被引：35
|
作者：
Henrickson, L [1 ]
Shen, D
Nellore, U
Ellis, A
Oh, J
Wang, H
Capriglione, G
Atesoglu, A
Yang, A
Wu, P
Quadri, S
Crosbie, D
机构：
[1] Agere Syst, Santa Clara, CA 95054 USA
[2] IRF Semicond, Cupertino, CA 95014 USA
[3] Marvell Semicond, Sunnyvale, CA 94089 USA
来源：
IEEE JOURNAL OF SOLID-STATE CIRCUITS | 2003年 / 38卷 / 10期
关键词：
broad-band communication; CMOS integrated circuits; optical communication; phase-locked loops; SONET;
D O I：
10.1109/JSSC.2003.817586
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Here, we present a low-power fully integrated 10-Gb/s transceiver in 0.13-mum CMOS. This transceiver comprises full transmit and receive functions, including 1 : 16 multiplex and demultiplex functions, high-sensitivity limiting amplifier, on-chip 10-GHz clock synthesizer, clock-data recovery, 10-GHz data and clock drivers, and an SFI-4 compliant 16-bit LVDS interface. The transceiver exceeds all SONET/SDH (OC-192/STM-64) jitter requirements with significant margin: receiver high-frequency jitter tolerance exceeds 0.3 UIpp and transmitter jitter generation is 30 mUI(pp), All functionality and specifications (core and I/O), are achieved with power dissipation of less than 1 W.
引用
收藏
页码：1595 / 1601
页数：7
相关论文
共 50 条
  • [31] Design and Analysis of a Low-Power Readout Circuit for CdZnTe Detectors in 0.13-μm CMOS
    Beikahmadi, Mohammad
    Mirabbasi, Shahriar
    Iniewski, Krzysztof
    IEEE SENSORS JOURNAL, 2016, 16 (04) : 903 - 911
  • [32] A Low-Power Wilkinson-type ADC for CdZnTe Detectors in 0.13-μm CMOS
    Beikahmadi, Mohammad
    Mirabbasi, Shahriar
    2014 21ST IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS), 2014, : 730 - 733
  • [33] A low-power 0.13μm CMOS OC-48SONET and XAUI compliant SERDES
    Wadhwa, R
    Aggarwal, A
    Edwards, J
    Ehlert, M
    Hoehn, J
    Miao, G
    Lakshmikumar, K
    Khoury, J
    PROCEEDINGS OF THE IEEE 2003 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2003, : 577 - 580
  • [34] A 1.2-V 10-Gb/s Highly CPD Isolated and Bandwidth Enhanced Optical Receiver in 0.13-μm CMOS Technology
    Oh, W. S.
    Park, K.
    Min, K. W.
    Son, H. S.
    Lee, Y. S.
    11TH INTERNATIONAL CONFERENCE ON ADVANCED COMMUNICATION TECHNOLOGY, VOLS I-III, PROCEEDINGS,: UBIQUITOUS ICT CONVERGENCE MAKES LIFE BETTER!, 2009, : 1586 - 1590
  • [35] A Low Phase-noise Low-power PLL in 0.13-μm CMOS for Low Voltage Application
    Guo, Q.
    Zhou, H. F.
    Cheng, W. W.
    Han, Y.
    Han, X. X.
    Liang, X.
    PIERS 2009 MOSCOW VOLS I AND II, PROCEEDINGS, 2009, : 1540 - 1544
  • [36] SILICON BIPOLAR CHIPSET FOR SONET/SDH 10-GB/S FIBEROPTIC COMMUNICATION LINKS
    ANDERSSON, LI
    RUDBERG, BGR
    LEWIN, PT
    REED, MD
    PLANER, SM
    SUNDARAM, SL
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1995, 30 (03) : 210 - 218
  • [37] A Compact Low-Power 24 GHz Transceiver for Radar Applications in 0.13 μm CMOS
    Issakov, Vadim
    Tiebout, Marc
    Mertens, Koen
    Cao, Yiqun
    Thiede, Andreas
    Simbuerger, Werner
    Maurer, Linus
    IEEE INTERNATIONAL CONFERENCE ON MICROWAVES, COMMUNICATIONS, ANTENNAS AND ELECTRONICS SYSTEMS (COMCAS 2009), 2009,
  • [38] A 10-Gb/s, 95-dBΩ, 20-mW Optical Receiver Front-End in 0.13-μm CMOS Technology
    Oh, W. S.
    Park, K.
    Min, K. W.
    Im, Y. M.
    Lee, Y. S.
    2009 SYMPOSIUM ON PHOTONICS AND OPTOELECTRONICS (SOPO 2009), 2009, : 332 - +
  • [39] A 40Gb/s low-power analog equalizer in 0.13m CMOS technology
    Lu, Jian-Hao
    Chen, Ke-Hou
    Liu, Shen-Iuan
    2008 IEEE SYMPOSIUM ON VLSI CIRCUITS, 2008, : 43 - +
  • [40] A low-power 2.4-GHz combined LNA–VCO structure in 0.13-µm CMOS
    Thierry Taris
    Hooman Rashtian
    Amir Hossein Masnadi Shirazi
    Shahriar Mirabbasi
    Analog Integrated Circuits and Signal Processing, 2014, 81 : 667 - 675
12345