Simulation and Implementation of FPGA Based Hybrid Asymmetric Multilevel Inverter

被引:0
|
作者
Manjunatha, Y. R. [1 ]
Malenahalli, Anusha [1 ]
机构
[1] Univ Visvesvaraya, Coll Engn, Dept Elect Engn, Bangalore 560001, Karnataka, India
关键词
switched capacitor; series-parallel connection; asymmetric multilevel Inverter; THD;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This work focuses on proposing a new structure for asymmetric multilevel inverter. In the proposed topology, a switched capacitor (SC) and conventional series inverter are combined and connected in cascade. The proposed multilevel inverter finds its application in photovoltaic inverters which has numerous advantages. Firstly, it converts power for AC requirements from comparatively low DC voltage sources and with lower number of switching devices. Second, with the removal of transformers normally used for stepping up the voltage of each inverter stage the weight, volume and size of the whole system is reduced as the proposed topology can double the input voltage without a transformer. Symmetrical step control method (SSCM) and fundamental switching frequency method (FSFM) are applied to this proposed topology to actuate the power electronic switches for effective control and monitoring of voltage levels generated at the output. The simulation is executed using MATLAB/SIMULINK software. It was found that FSFM modulation technique results in a lower value of Total Harmonic Distortion (THD). The switching strategy is implemented with an FPGA device for the experimental prototype. The simulation and experimental result of single-phase 25-level inverter is given to demonstrate the precise operation of the suggested topology.
引用
收藏
页码:452 / 456
页数:5
相关论文
共 50 条
  • [41] Simulation of a Seven-Level Asymmetric Cascade Multilevel Inverter with PR Control
    Colak, Ilhami
    Kabalci, Ersan
    Keven, Gokhan
    2014 16TH INTERNATIONAL POWER ELECTRONICS AND MOTION CONTROL CONFERENCE AND EXPOSITION (PEMC), 2014, : 343 - 347
  • [42] Topology for hybrid multilevel inverter
    Lai, YS
    Shyu, FS
    IEE PROCEEDINGS-ELECTRIC POWER APPLICATIONS, 2002, 149 (06): : 449 - 458
  • [43] FPGA Hardware-in-loop Co-simulation for THIPWM Controlled Multilevel Inverter
    Pandey, Ravikant
    Tripathi, Ravi Nath
    Hanamoto, Tsuyoshi
    2017 3RD IEEE CONFERENCE ON ENERGY CONVERSION (CENCON), 2017, : 32 - 37
  • [44] Matrix based Design of the Current Source Inverter with FPGA based implementation
    Polic, A.
    Curkovic, M.
    Jezernik, K.
    IECON 2004: 30TH ANNUAL CONFERENCE OF IEEE INDUSTRIAL ELECTRONICS SOCIETY, VOL 2, 2004, : 1640 - 1645
  • [45] Novel multilevel PWM inverter implementation
    Dell'Aquila, A
    Formosa, R
    Montaruli, E
    Zanchetta, P
    IECON '97 - PROCEEDINGS OF THE 23RD INTERNATIONAL CONFERENCE ON INDUSTRIAL ELECTRONICS, CONTROL, AND INSTRUMENTATION, VOLS. 1-4, 1997, : 710 - 715
  • [46] Implementation of Symmetrical Multilevel Inverter Topology
    Gautam, Shivam Prakash
    Kumar, Lalit
    Gupta, Shubhrata
    Agrawal, Nitesh
    PROCEEDINGS OF THE FIRST IEEE INTERNATIONAL CONFERENCE ON POWER ELECTRONICS, INTELLIGENT CONTROL AND ENERGY SYSTEMS (ICPEICES 2016), 2016,
  • [47] Design and Simulation of a New Symmetric/Asymmetric Structure of Multilevel Inverter Based on Switch-Diode-Source Cells
    Seifi, Ali
    Hosseinpour, Majid
    Majareh, Seyed Hadi Latifi
    2020 11TH POWER ELECTRONICS, DRIVE SYSTEMS, AND TECHNOLOGIES CONFERENCE (PEDSTC), 2020,
  • [48] Novel multilevel PWM inverter implementation
    Dell'Aquilla, A.
    Formosa, R.
    Montaruli, E.
    Zanchetta, P.
    IECON Proceedings (Industrial Electronics Conference), 1997, 2 : 710 - 715
  • [49] Control of a hybrid asymmetric multilevel inverter for competitive medium-voltage industrial drives
    Veenstra, M
    Rufer, A
    IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS, 2005, 41 (02) : 655 - 664
  • [50] Investigation on cascade multilevel inverter with symmetric, asymmetric, hybrid and multi-cell configurations
    Suresh, Y.
    Venkataramanaiah, J.
    Panda, Anup Kumar
    Dhanamjayulu, C.
    Venugopal, P.
    AIN SHAMS ENGINEERING JOURNAL, 2017, 8 (02) : 263 - 276