Simulation and Implementation of FPGA Based Hybrid Asymmetric Multilevel Inverter

被引:0
|
作者
Manjunatha, Y. R. [1 ]
Malenahalli, Anusha [1 ]
机构
[1] Univ Visvesvaraya, Coll Engn, Dept Elect Engn, Bangalore 560001, Karnataka, India
关键词
switched capacitor; series-parallel connection; asymmetric multilevel Inverter; THD;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This work focuses on proposing a new structure for asymmetric multilevel inverter. In the proposed topology, a switched capacitor (SC) and conventional series inverter are combined and connected in cascade. The proposed multilevel inverter finds its application in photovoltaic inverters which has numerous advantages. Firstly, it converts power for AC requirements from comparatively low DC voltage sources and with lower number of switching devices. Second, with the removal of transformers normally used for stepping up the voltage of each inverter stage the weight, volume and size of the whole system is reduced as the proposed topology can double the input voltage without a transformer. Symmetrical step control method (SSCM) and fundamental switching frequency method (FSFM) are applied to this proposed topology to actuate the power electronic switches for effective control and monitoring of voltage levels generated at the output. The simulation is executed using MATLAB/SIMULINK software. It was found that FSFM modulation technique results in a lower value of Total Harmonic Distortion (THD). The switching strategy is implemented with an FPGA device for the experimental prototype. The simulation and experimental result of single-phase 25-level inverter is given to demonstrate the precise operation of the suggested topology.
引用
收藏
页码:452 / 456
页数:5
相关论文
共 50 条
  • [31] Implementation of Cascade Multilevel Inverter-based STATCOM
    Kumar, Jagdish
    Agarwal, Pramod
    Das, Biswarup
    IETE JOURNAL OF RESEARCH, 2010, 56 (02) : 119 - 128
  • [32] Analysis and implementation of a new asymmetric double H-bridge multilevel inverter
    Siddique, Marif Daula
    Iqbal, Atif
    Sarwar, Adil
    Mekhilef, Saad
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2021, 49 (12) : 4012 - 4026
  • [33] IMPLEMENTATION OF HYBRID CASCADED MULTILEVEL INVERTER WITH PHOTOVOLTAIC CELL AND FUEL CELL
    Agalya, S.
    Kavitha, R.
    2014 INTERNATIONAL CONFERENCE ON GREEN COMPUTING COMMUNICATION AND ELECTRICAL ENGINEERING (ICGCCEE), 2014,
  • [34] IMPLEMENTATION OF HYBRID CASCADED MULTILEVEL INVERTER FOR GENERATING DIFFERENT VOLTAGE LEVELS
    Gloria, Rini C.
    Kavitha, R.
    2014 INTERNATIONAL CONFERENCE ON GREEN COMPUTING COMMUNICATION AND ELECTRICAL ENGINEERING (ICGCCEE), 2014,
  • [35] A Novel asymmetric multilevel inverter topology based on PEC9 using a hybrid PWM modulation
    Ahmadijokani, Mohammadali
    Sharifzadeh, Mohammad
    Pourfarokh, Shayan
    Mehrasa, Majid
    Al-Haddad, Kamal
    IECON 2021 - 47TH ANNUAL CONFERENCE OF THE IEEE INDUSTRIAL ELECTRONICS SOCIETY, 2021,
  • [36] Novel hybrid cascade asymmetric inverter based on 5-level asymmetric inverter
    Ding, K
    Zou, YP
    Lin, L
    Wu, ZC
    Jin, HY
    Zou, XD
    2005 IEEE 36TH POWER ELECTRONIC SPECIALISTS CONFERENCE (PESC), VOLS 1-3, 2005, : 2302 - 2306
  • [37] Implementation and simulation of fast inverter control algorithms with the use of FPGA circuit
    Jastrzebski, R
    Napieralski, A
    Pyrhönen, O
    Sarén, H
    NANOTECH 2003, VOL 2, 2003, : 238 - 241
  • [38] Study of STATCOM based on hybrid cascaded multilevel inverter
    Zheng, Jian
    Chen, Jin-Cao
    Dianli Xitong Baohu yu Kongzhi/Power System Protection and Control, 2009, 37 (18): : 57 - 61
  • [39] A Novel STATCOM Based on Hybrid Cascade Multilevel Inverter
    Xu, Yun
    Zou, Yunping
    Chen, Wei
    Wang, Chengzhi
    Liu, Xiong
    Li, Feng
    2008 IEEE INTERNATIONAL CONFERENCE ON INDUSTRIAL TECHNOLOGY, VOLS 1-5, 2008, : 938 - 943
  • [40] Development of an FPGA-based gate signal generator for a multilevel inverter
    Salim, F
    Azli, NA
    PEDS 2003 : FIFTH INTERNATIONAL CONFERENCE ON POWER ELECTRONICS AND DRIVE SYSTEMS, VOLS 1 AND 2, PROCEEDINGS, 2003, : 402 - 405