Optimal demultiplexer unit design and energy estimation using quantum dot cellular automata

被引:27
|
作者
Khan, Angshuman [1 ]
Arya, Rajeev [1 ]
机构
[1] Natl Inst Technol, Dept Elect & Commun Engn, Patna, Bihar, India
来源
JOURNAL OF SUPERCOMPUTING | 2021年 / 77卷 / 02期
关键词
Demultiplexer; Energy dissipation; Nanocomputing; QCAPro; QDE; CIRCUIT; DISSIPATION; MEMORY; ADDERS;
D O I
10.1007/s11227-020-03320-z
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Quantum dot cellular automata (QCA)-based demultiplexer or DeMUX is a basic module of nanocommunication and nanocomputation, like a multiplexer. However, the design and analysis of demultiplexer using QCA have been neglected by researchers, unlike multiplexer. This article proposed and analyzed a simple and optimized QCA-based single-layered demultiplexer only using two majority gates, one inverter and two clocks. Our proposed area-efficient DeMUX has a complexity of 21 QCA cells, which covered a total area of 20,412 nm(2) and a cell area of 6804 nm(2) with area usage of 33.33%. The latency of the proposed block is 0.5 clock, and the calculated cost is 20. The energy dissipation analysis using QDE tool shows that the total energy dissipation is 8.64e-003 eV and the average energy dissipation per cycle is 7.85e-004 eV of QCA demultiplexer. Also, energy has been calculated using the popular tool QCAPro in three tunneling levels with gamma=0.5EK,gamma=1.0EK and gamma=1.5EK at 2K temperature, and the total energy dissipated as 32.86 meV, 41.41 meV and 52.21 meV, respectively.
引用
收藏
页码:1714 / 1738
页数:25
相关论文
共 50 条
  • [41] Efficient Design of Reversible Code Converters Using Quantum Dot Cellular Automata
    Reshi, Javeed Iqbal
    Banday, M. Tariq
    JOURNAL OF NANO- AND ELECTRONIC PHYSICS, 2016, 8 (02)
  • [42] Reversible binary subtractor design using quantum dot-cellular automata
    Jadav Chandra Das
    Debashis De
    Frontiers of Information Technology & Electronic Engineering, 2017, 18 : 1416 - 1429
  • [43] Sequential Circuit Design using Quantum-Dot Cellular Automata (QCA)
    Lim, Lee Ai
    Ghazali, Azrul
    Yan, Sarah Chan Tji
    Fat, Chau Chien
    2012 IEEE INTERNATIONAL CONFERENCE ON CIRCUITS AND SYSTEMS (ICCAS), 2012, : 162 - 167
  • [44] An efficient design of serial and parallel memory using Quantum dot cellular automata
    Roy, Sandip Kumar
    Nalini, R.
    Sharan, Preeta
    Srinivas, T.
    TENCON 2015 - 2015 IEEE REGION 10 CONFERENCE, 2015,
  • [45] Design of an Efficient Multilayer Arithmetic Logic Unit in Quantum-Dot Cellular Automata (QCA)
    Babaie, Shahram
    Sadoghifar, Ali
    Bahar, Ali Newaz
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2019, 66 (06) : 963 - 967
  • [46] A Novel Approach of Full Adder and Arithmetic Logic Unit Design in Quantum Dot Cellular Automata
    Ghosh, Bahniman
    Singh, Chandramauli
    Salimath, Akshay Kumar
    JOURNAL OF LOW POWER ELECTRONICS, 2013, 9 (04) : 452 - 457
  • [47] Adder Circuit Design using Advanced Quantum Dot Cellular Automata (AQCA)
    Chawla, Rashmi
    Kumar, Prashant
    Yadav, Priya
    2015 NATIONAL CONFERENCE ON RECENT ADVANCES IN ELECTRONICS & COMPUTER ENGINEERING (RAECE), 2015, : 65 - 69
  • [48] Estimation of switching characteristics in quantum- dot cellular automata using probability model
    Chen Xiangye
    Cai Li
    Jia Kaixiang
    Yao Xiaokuo
    Zhang Mingliang
    MICRO & NANO LETTERS, 2014, 9 (01) : 46 - 49
  • [49] An Optimal design of 2-to-4 Decoder circuit in coplanar Quantum dot cellular automata
    Kumar, Mohit
    Sasamal, Trailokya Nath
    FIRST INTERNATIONAL CONFERENCE ON POWER ENGINEERING COMPUTING AND CONTROL (PECCON-2017 ), 2017, 117 : 450 - 457
  • [50] Automatic design of optimal logic circuits based on ternary quantum-dot cellular automata
    Janez, Miha
    Bajec, Iztok Lebar
    Pecar, Primoz
    Jazbec, Andrej
    Zimic, Nikolaj
    Mraz, Miha
    WSEAS Transactions on Circuits and Systems, 2008, 7 (09): : 919 - 928