Optimal demultiplexer unit design and energy estimation using quantum dot cellular automata

被引:27
|
作者
Khan, Angshuman [1 ]
Arya, Rajeev [1 ]
机构
[1] Natl Inst Technol, Dept Elect & Commun Engn, Patna, Bihar, India
来源
JOURNAL OF SUPERCOMPUTING | 2021年 / 77卷 / 02期
关键词
Demultiplexer; Energy dissipation; Nanocomputing; QCAPro; QDE; CIRCUIT; DISSIPATION; MEMORY; ADDERS;
D O I
10.1007/s11227-020-03320-z
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Quantum dot cellular automata (QCA)-based demultiplexer or DeMUX is a basic module of nanocommunication and nanocomputation, like a multiplexer. However, the design and analysis of demultiplexer using QCA have been neglected by researchers, unlike multiplexer. This article proposed and analyzed a simple and optimized QCA-based single-layered demultiplexer only using two majority gates, one inverter and two clocks. Our proposed area-efficient DeMUX has a complexity of 21 QCA cells, which covered a total area of 20,412 nm(2) and a cell area of 6804 nm(2) with area usage of 33.33%. The latency of the proposed block is 0.5 clock, and the calculated cost is 20. The energy dissipation analysis using QDE tool shows that the total energy dissipation is 8.64e-003 eV and the average energy dissipation per cycle is 7.85e-004 eV of QCA demultiplexer. Also, energy has been calculated using the popular tool QCAPro in three tunneling levels with gamma=0.5EK,gamma=1.0EK and gamma=1.5EK at 2K temperature, and the total energy dissipated as 32.86 meV, 41.41 meV and 52.21 meV, respectively.
引用
收藏
页码:1714 / 1738
页数:25
相关论文
共 50 条
  • [31] Design of 8 bit Reconfigurable ALU Using Quantum Dot Cellular Automata
    Pandiammal, K.
    Meganathan, D.
    2018 IEEE 13TH NANOTECHNOLOGY MATERIALS AND DEVICES CONFERENCE (NMDC), 2018, : 176 - 179
  • [32] Digital design using Quantum-Dot Cellular Automata (a nanotechnology method)
    Askari, Mehdi
    Taghizadeh, Maryam
    Fardad, Khossro
    2008 INTERNATIONAL CONFERENCE ON COMPUTER AND COMMUNICATION ENGINEERING, VOLS 1-3, 2008, : 952 - +
  • [33] An Efficient Design of Adder/Subtractor Circuit using Quantum Dot Cellular Automata
    Bardhan, Rajon
    Sultana, Tania
    Lisa, Nusrat Jahan
    2015 18TH INTERNATIONAL CONFERENCE ON COMPUTER AND INFORMATION TECHNOLOGY (ICCIT), 2015, : 495 - 500
  • [34] Parallel Prefix Adder Design Using Quantum-dot Cellular Automata
    Escobar, Kim A.
    Ribas, Renato P.
    2013 26TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN (SBCCI 2013), 2013,
  • [35] Nanoscale cryptographic architecture design using quantum-dot cellular automata
    Bikash Debnath
    Jadav Chandra Das
    Debashis De
    Frontiers of Information Technology & Electronic Engineering, 2019, 20 : 1578 - 1586
  • [36] Optimized multiplexer design and simulation using quantum dot-cellular automata
    Das, Jadav Chandra
    De, Debashis
    INDIAN JOURNAL OF PURE & APPLIED PHYSICS, 2016, 54 (12) : 802 - 811
  • [37] Quantum-dot Cellular Automata RAM design using Crossbar Architecture
    Liolis, Orestis
    Mardiris, Vassilios A.
    Sirakoulis, Georgios Ch.
    Karafyllidis, Ioannis G.
    NANOARCH'18: PROCEEDINGS OF THE 14TH IEEE/ACM INTERNATIONAL SYMPOSIUM ON NANOSCALE ARCHITECTURES, 2018, : 86 - 90
  • [38] Layered T Comparator Design using Quantum-dot Cellular Automata
    Roy, Soudip Sinha
    Mukherjee, Chiradeep
    Mukhopadhyay, Asish Kumar
    Panda, Saradindu
    Maji, Bansibadan
    PROCEEDINGS OF 2ND INTERNATIONAL CONFERENCE ON 2017 DEVICES FOR INTEGRATED CIRCUIT (DEVIC), 2017, : 90 - 94
  • [39] Design of First Adder/Subtractor Using Quantum-Dot Cellular Automata
    Shahidinejad, Ali
    Selamat, Ali
    MEMS, NANO AND SMART SYSTEMS, PTS 1-6, 2012, 403-408 : 3392 - +
  • [40] Design Specifications of Reversible Logic Using CMOS and Quantum Dot Cellular Automata
    Shabeena, Shaik
    Pathak, Jyotirmoy
    ARTIFICIAL INTELLIGENCE AND EVOLUTIONARY COMPUTATIONS IN ENGINEERING SYSTEMS, ICAIECES 2015, 2016, 394 : 961 - 972