BIST vs. ATE for testing system-on-a-chip

被引：0
|
作者：
Kelly, N [1 ]
机构：
[1] LTX Corp, Westwood, MA 02090 USA
来源：
INTERNATIONAL TEST CONFERENCE 1998, PROCEEDINGS | 1998年
关键词：
D O I：
10.1109/TEST.1998.743347
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：1147 / 1147
页数：1
相关论文
共 50 条
  • [31] Interactive built-in self-test compression for testing a system-on-a-chip
    Kay, D
    Mourad, S
    IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2003, 150 (04): : 189 - 200
  • [32] Instruction-level DFT for testing processor and IP cores in system-on-a-chip
    Lai, WC
    Cheng, KT
    38TH DESIGN AUTOMATION CONFERENCE PROCEEDINGS 2001, 2001, : 59 - 64
  • [33] A software-based method for test vector compression in testing system-on-a-chip
    Biswas, Satyendra
    Das, Sunil R.
    2006 IEEE INSTRUMENTATION AND MEASUREMENT TECHNOLOGY CONFERENCE PROCEEDINGS, VOLS 1-5, 2006, : 359 - +
  • [34] A platform for system-on-a-chip design prototyping
    Yang, X
    Zhu, M
    Xue, HX
    Bian, JN
    Hong, XL
    2001 4TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, 2001, : 781 - 784
  • [35] Test bus sizing for system-on-a-chip
    Iyengar, V
    Chakrabarty, K
    IEEE TRANSACTIONS ON COMPUTERS, 2002, 51 (05) : 449 - 459
  • [36] Special issue on system-on-a-chip - Preface
    Hijiya, S
    FUJITSU SCIENTIFIC & TECHNICAL JOURNAL, 2006, 42 (02): : 169 - 170
  • [37] Integration architecture for System-on-a-Chip design
    Wingard, D
    Kurosawa, A
    IEEE 1998 CUSTOM INTEGRATED CIRCUITS CONFERENCE - PROCEEDINGS, 1998, : 85 - 88
  • [38] PLC implementation in the form of a System-on-a-Chip
    Mazur, P.
    Czerwinski, R.
    Chmiel, M.
    BULLETIN OF THE POLISH ACADEMY OF SCIENCES-TECHNICAL SCIENCES, 2020, 68 (06) : 1263 - 1273
  • [39] Design and Evaluation of A System-on-a-Chip Course
    Halak, Basel
    Wilson, Peter
    2016 11TH EUROPEAN WORKSHOP ON MICROELECTRONICS EDUCATION (EWME), 2016,
  • [40] Moving toward system-on-a-chip testability
    Comput Des, 10 (17):
12345