GaBAN: A Generic and Flexibly Programmable Vector Neuro-processor on FPGA

被引:4
|
作者
Chen, Jiajie [1 ]
Yang, Le [1 ]
Zhang, Youhui [1 ]
机构
[1] Tsinghua Univ, Beijing Natl Res Ctr Informat Sci & Technol, Dept Comp Sci & Technol, Beijing, Peoples R China
基金
中国国家自然科学基金;
关键词
spiking neural networks; FPGA; ISA; vector processing; SPIKING; NETWORK; SIMULATION; DESIGN; MODEL;
D O I
10.1145/3489517.3530561
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
Spiking neural network (SNN) is the main computational model of brain-inspired computing and neuroscience, which also acts as the bridge between them. With the rapid development of neuroscience, accurate and flexible SNN simulation with high performance is becoming important. This paper proposes GaBAN, a generic and flexibly programmable neuro-processor on FPGA. Different from the majority of current designs that realize neural components by custom hardware directly, it is centered on a compact, versatile vector instruction set, which supports multiple-precision vector calculation, indexed-/strided-memory access, and conditional execution to accommodate computational characteristics. By software and hardware co-design, the compiler extracts memory-accesses from SNN programs to generate micro-ops executed by an independent hardware unit; the latter interacts with the computing pipeline through an asynchronous buffering mechanism. Thus memory access delay can fully cover the calculation. Tests show that GaBAN can not only outperform the SOTA ISA-based FPGA solution remarkably but also be comparable with counterparts of the hardware-fixed model on some tasks. Moreover, in end-to-end testing, its simulation performance exceeds that of high-performance X86 processor (1.44-3.0x).
引用
收藏
页码:931 / 936
页数:6
相关论文
共 30 条
  • [1] Hybrid number representation for the FPGA-realization of a versatile neuro-processor
    Wust, H
    Kasper, K
    Reininger, H
    [J]. 24TH EUROMICRO CONFERENCE - PROCEEDING, VOLS 1 AND 2, 1998, : 694 - 701
  • [2] A programmable digital neuro-processor design with dynamically reconfigurable pipeline/parallel architecture
    Jang, YJ
    Park, CH
    Lee, HS
    [J]. 1998 INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED SYSTEMS, PROCEEDINGS, 1998, : 18 - 24
  • [3] Architecture of cell array neuro-processor
    Morishita, T
    Teramoto, I
    [J]. EVOLVABLE SYSTEMS: FROM BIOLOGY TO HARDWARE, 1997, 1259 : 277 - 288
  • [4] Performance evaluation of a RISC neuro-processor for neural networks
    Kumar, S
    Forward, K
    Palaniswami, M
    [J]. 3RD INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING, PROCEEDINGS, 1996, : 351 - 356
  • [5] NeuroPipe-Chip: A digital neuro-processor for spiking neural networks
    Schoenauer, T
    Atasoy, S
    Mehrtash, N
    Klar, H
    [J]. IEEE TRANSACTIONS ON NEURAL NETWORKS, 2002, 13 (01): : 205 - 213
  • [6] VENICE: A Compact Vector Processor for FPGA Applications
    Severance, Aaron
    Lemieux, Guy
    [J]. 2012 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT'12), 2012, : 261 - 268
  • [7] VENICE: A Compact Vector Processor for FPGA Applications
    Severance, Aaron
    Lemieux, Guy
    [J]. 2012 IEEE 20TH ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM), 2012, : 245 - 245
  • [8] An FPGA based SIMD processor with a vector memory unit
    Cho, Junho
    Chang, Hoseok
    Sung, Wonyong
    [J]. 2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 525 - +
  • [9] FPGA-based vector processor for algebraic equation solvers
    Yang, HY
    Ziavras, SG
    [J]. IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2005, : 115 - 116
  • [10] MVPA: An FPGA based Multi-Vector Processor Architecture
    Hussain, Tassadaq
    Palomar, Oscar
    Cristal, Adrian
    Ayguade, Eduard
    Haider, Amna
    [J]. 2016 13TH INTERNATIONAL BHURBAN CONFERENCE ON APPLIED SCIENCES AND TECHNOLOGY (IBCAST), 2016, : 213 - 218