共 30 条
- [1] Hybrid number representation for the FPGA-realization of a versatile neuro-processor [J]. 24TH EUROMICRO CONFERENCE - PROCEEDING, VOLS 1 AND 2, 1998, : 694 - 701
- [2] A programmable digital neuro-processor design with dynamically reconfigurable pipeline/parallel architecture [J]. 1998 INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED SYSTEMS, PROCEEDINGS, 1998, : 18 - 24
- [3] Architecture of cell array neuro-processor [J]. EVOLVABLE SYSTEMS: FROM BIOLOGY TO HARDWARE, 1997, 1259 : 277 - 288
- [4] Performance evaluation of a RISC neuro-processor for neural networks [J]. 3RD INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING, PROCEEDINGS, 1996, : 351 - 356
- [5] NeuroPipe-Chip: A digital neuro-processor for spiking neural networks [J]. IEEE TRANSACTIONS ON NEURAL NETWORKS, 2002, 13 (01): : 205 - 213
- [6] VENICE: A Compact Vector Processor for FPGA Applications [J]. 2012 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT'12), 2012, : 261 - 268
- [7] VENICE: A Compact Vector Processor for FPGA Applications [J]. 2012 IEEE 20TH ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM), 2012, : 245 - 245
- [8] An FPGA based SIMD processor with a vector memory unit [J]. 2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 525 - +
- [9] FPGA-based vector processor for algebraic equation solvers [J]. IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2005, : 115 - 116
- [10] MVPA: An FPGA based Multi-Vector Processor Architecture [J]. 2016 13TH INTERNATIONAL BHURBAN CONFERENCE ON APPLIED SCIENCES AND TECHNOLOGY (IBCAST), 2016, : 213 - 218