FPGA-based vector processor for algebraic equation solvers

被引：0
|
作者：
Yang, HY [1 ]
Ziavras, SG [1 ]
机构：
[1] New Jersey Inst Technol, Dept Elect & Comp Engn, Newark, NJ 07102 USA
来源：
IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS | 2005年
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
In this paper, a vector unit tightly coupled with a five-stage pipelined scalar processor is designed and implemented on an FPGA platform. This system supports IEEE 754 single-precision floating-point calculations and sparse matrix operations. The W-matrix linear equation solution method for sparse systems is run on this vector processor. The obtained performance demonstrates that large linear algebraic equations, a great challenge to general-purpose processors, can be solved efficiently on our vector processor.
引用
收藏
页码：115 / 116
页数：2
相关论文
共 50 条
  • [1] FP-AMG: FPGA-Based Acceleration Framework for Algebraic Multigrid Solvers
    Haghi, Pouya
    Geng, Tong
    Guo, Anqi
    Wang, Tianqi
    Herbordt, Martin
    [J]. 28TH IEEE INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM), 2020, : 148 - 156
  • [2] FPGA-based SIMD processor
    Li, SYC
    Cheuk, GCK
    Lee, KH
    Leong, PHW
    [J]. FCCM 2003: 11TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS, 2003, : 267 - 268
  • [3] OVERVIEW OF A FPGA-BASED OVERLAY PROCESSOR
    Yu, Yunxuan
    Wu, Chen
    Shi, Xiao
    He, Lei
    [J]. 2019 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE (CSTIC), 2019,
  • [4] FPGA-based implementation of a serial RSA processor
    Mazzeo, A
    Romano, L
    Saggese, GR
    Mazzocca, N
    [J]. DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, 2003, : 582 - 587
  • [5] An FPGA-based processor for shogi mating problems
    Hori, Y
    Sonoyama, M
    Maruyama, T
    [J]. 2002 IEEE INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), PROCEEDINGS, 2002, : 117 - 124
  • [6] FPGA-based Annealing Processor for Ising Model
    Yoshimura, Chihiro
    Hayashi, Masato
    Okuyama, Takuya
    Yamaoka, Masanao
    [J]. 2016 FOURTH INTERNATIONAL SYMPOSIUM ON COMPUTING AND NETWORKING (CANDAR), 2016, : 436 - 442
  • [7] FPGA-BASED MULTI-CORE PROCESSOR
    Wojcik, Wojciech
    Dlugopolski, Jacek
    [J]. COMPUTER SCIENCE-AGH, 2013, 14 (03): : 459 - 474
  • [8] SHARF: AN FPGA-BASED CUSTOMIZABLE PROCESSOR ARCHITECTURE
    Bassoy, Cem Savas
    Manteuffel, Henning
    Mayer-Lindenberg, Friedrich
    [J]. FPL: 2009 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, 2009, : 516 - 520
  • [9] An FPGA-based specific processor for Blokus Duo
    Olivito, Javier
    Gonzalez, Carlos
    Resano, Javier
    [J]. PROCEEDINGS OF THE 2013 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), 2013, : 502 - 505
  • [10] An FPGA-based singular value decomposition processor
    Ma, Weiwei
    Kaye, M. E.
    Luke, D. M.
    Doraiswami, R.
    [J]. 2006 CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, VOLS 1-5, 2006, : 1253 - +
12345