Low-power filtering via minimum power soft error cancellation

被引:23
|
作者
Choi, Jun Won
Shim, Byonghyo
Singer, Andrew C.
Cho, Nam Ik
机构
[1] Univ Illinois, Coordinated Sci Lab, Urbana, IL 61801 USA
[2] Korea Univ, Sch Elect Engn, Seoul 136701, South Korea
[3] Seoul Natl Univ, Sch Elect Engn & Comp Sci, Seoul 151744, South Korea
关键词
algorithmic noise tolerance; digital filter; low power; overscaling; soft error; supply voltage scaling;
D O I
10.1109/TSP.2007.896072
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, an energy-efficient estimation and detection problem is formulated for low-power digital filtering. Building on the soft digital signal processing technique proposed by Hegde and Shanbhag, which combines algorithmic noise tolerance and voltage scaling to reduce power, the proposed minimum power soft error cancellation (MP-SEC) technique detects, estimates, and corrects transient errors that arise from voltage overscaling. These timing violation-induced errors, called soft errors, can be detected and corrected by exploiting the correlation structure induced by the filtering operation being protected, together with a reduced-precision replica of the protected operation. By exploiting a spacing property of soft errors in certain architectures, NI[P-SEC can achieve up to 30% power savings with no signal-to-noise ratio (SNR) loss and up to 55% power savings with less than 1-dB SNR loss, according to the logic-level simulations performed for an example 25-tap frequency-selective filter.
引用
收藏
页码:5084 / 5096
页数:13
相关论文
共 50 条
  • [11] Low-power design by hazard filtering
    Agrawal, VD
    TENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 1997, : 193 - 197
  • [12] Low-Power Frequency Selective Filtering
    Liu, Renfei
    Parhi, Keshab K.
    ISCAS: 2009 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-5, 2009, : 245 - 248
  • [13] A low-power digital filter IC via soft DSP
    Hegde, R
    Shanbhag, NR
    PROCEEDINGS OF THE IEEE 2001 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2001, : 309 - 312
  • [14] Noise Reduction for Low-Power Broadband Filtering
    Liu, Renfei
    Parhi, Keshab K.
    ISCAS: 2009 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-5, 2009, : 1012 - 1015
  • [15] Low-power LANs have low error rates
    Thilmany, J
    MECHANICAL ENGINEERING, 2001, 123 (11) : 18 - +
  • [16] LOW-POWER ERROR CORRECTION ARCHITECTURE FOR SPACE
    MAIER, RJ
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1983, 30 (06) : 4333 - 4338
  • [17] A Novel Low-Power and Soft Error Recovery 10T SRAM Cell
    Liu, Changjun
    Liu, Hongxia
    Yang, Jianye
    MICROMACHINES, 2023, 14 (04)
  • [18] Soft Error-Tolerant and Highly Stable Low-Power SRAM for Satellite Applications
    Oh, Jong-Yeob
    Jo, Sung-Hun
    APPLIED SCIENCES-BASEL, 2025, 15 (01):
  • [19] ERROR-RESILIENT LOW-POWER VITERBI DECODERS VIA STATE CLUSTERING
    Abdallah, Rami A.
    Shanbhag, Naresh R.
    2008 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS: SIPS 2008, PROCEEDINGS, 2008, : 221 - 226
  • [20] Soft errors issues in low-power caches
    Degalahal, V
    Li, L
    Narayanan, V
    Kandemir, M
    Irwin, MJ
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2005, 13 (10) : 1157 - 1166