LOW-POWER ERROR CORRECTION ARCHITECTURE FOR SPACE

被引：0
|
作者：
MAIER, RJ
机构：
来源：
IEEE TRANSACTIONS ON NUCLEAR SCIENCE | 1983年 / 30卷 / 06期
关键词：
D O I：
10.1109/TNS.1983.4333133
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：4333 / 4338
页数：6
相关论文
共 50 条
  • [1] Integrating scan design and soft error correction in low-power applications
    Imhof, Michael E.
    Wunderlich, Hans-Joachim
    Zoellin, Christian G.
    14TH IEEE INTERNATIONAL ON-LINE TESTING SYMPOSIUM, PROCEEDINGS, 2008, : 59 - 64
  • [2] A low-power CMOS folding and interpolation A/D converter with error correction
    Silva, RT
    Fernandes, JR
    PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I: ANALOG CIRCUITS AND SIGNAL PROCESSING, 2003, : 949 - 952
  • [3] A low-power LFSR architecture
    Huang, TC
    Lee, KJ
    10TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2001, : 470 - 470
  • [4] A novel low-power microprocessor architecture
    Hakenes, R
    Manoli, Y
    2000 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS & PROCESSORS, PROCEEDINGS, 2000, : 141 - 146
  • [5] Architecture of low-power embedded ROMs
    Turier, A
    Ben Ammar, L
    Amara, A
    ISIC-99: 8TH INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS, DEVICES & SYSTEMS, PROCEEDINGS, 1999, : 467 - 470
  • [6] An efficient low-power bus architecture
    Rjoub, A
    Nikolaidis, S
    Koufopavlou, O
    Stouraitis, T
    ISCAS '97 - PROCEEDINGS OF 1997 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I - IV: CIRCUITS AND SYSTEMS IN THE INFORMATION AGE, 1997, : 1864 - 1867
  • [7] Low-power oriented microcontroller architecture
    Mîtu, B
    Stefan, G
    2000 INTERNATIONAL SEMICONDUCTOR CONFERENCE, VOLS 1 AND 2, CAS 2000 PROCEEDINGS, 2000, : 215 - 218
  • [8] Low-power turbo equalizer architecture
    Lee, SJ
    Shanbhag, NR
    Singer, AC
    2002 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS, 2002, : 33 - 38
  • [9] Hybrid Circuit and Algorithmic Timing Error Correction for Low-Power Robust DSP Accelerators
    Whatmough, Paul N.
    Das, Shidhartha
    Bull, David M.
    PROCEEDINGS OF THE 2013 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC), 2013, : 29 - 32
  • [10] Hardware Acceleration of Combined Cipher and Forward Error Correction for Low-power Wireless Applications
    Philipp, Francois
    Klytta, Conrad
    Glesner, Manfred
    Dutra, Elvio
    2012 7TH INTERNATIONAL WORKSHOP ON RECONFIGURABLE AND COMMUNICATION-CENTRIC SYSTEMS-ON-CHIP (RECOSOC), 2012,
12345