LOW-POWER ERROR CORRECTION ARCHITECTURE FOR SPACE

被引：0
|
作者：
MAIER, RJ
机构：
来源：
IEEE TRANSACTIONS ON NUCLEAR SCIENCE | 1983年 / 30卷 / 06期
关键词：
D O I：
10.1109/TNS.1983.4333133
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：4333 / 4338
页数：6
相关论文
共 50 条
  • [41] LOW-POWER INTEGRABLE PAGING RECEIVER ARCHITECTURE.
    Marshall, C.B.
    IEE proceedings. Part F. Communications, radar and signal processing, 1986, 133 (05): : 449 - 455
  • [42] A low-power processor architecture optimized for wireless devices
    Efthymiou, A
    Garside, JD
    Papaefstathiou, I
    16TH INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURE AND PROCESSORS, PROCEEDINGS, 2005, : 185 - 190
  • [43] Low-Power Bus Architecture Composition for AMBA AXI
    Na, Sangkwon
    Yang, Sung
    Kyung, Chong-Min
    JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2009, 9 (02) : 75 - 79
  • [44] Heterogeneous routing architecture for low-power FPGA fabric
    Rahman, A
    Das, S
    Tuan, T
    Rahut, A
    CICC: PROCEEDINGS OF THE IEEE 2005 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2005, : 183 - 186
  • [45] A Low-Power BFSK Transmitter Architecture for Biomedical Applications
    Ibrahim, Mahmoud A. A.
    Onabajo, Marvin
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2020, 67 (05) : 1527 - 1540
  • [46] A Robust Test Architecture for Low-Power AI Accelerators
    Lee, Hayoung
    Lee, Juyong
    Kang, Sungho
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2025, 44 (04) : 1581 - 1594
  • [47] Evaluating a low-power dual-core architecture
    Liu, Yijun
    Chen, Pinghua
    Xie, Guobo
    Liu, Guangcong
    Li, Zhenkun
    ADVANCED PARALLEL PROCESSING TECHNOLOGIES, PROCEEDINGS, 2007, 4847 : 80 - 89
  • [48] Bus architecture for low-power VLSI digital circuits
    Cardarilli, GC
    Salmeri, M
    Salsano, A
    Simonelli, O
    ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 4, 1996, : 21 - 24
  • [49] Low-Power AES Data Encryption Architecture for a LoRaWAN
    Tsai, Kun-Lin
    Leu, Fang-Yie
    You, Ilsun
    Chang, Shuo-Wen
    Hu, Shiung-Jie
    Park, Hoonyong
    IEEE ACCESS, 2019, 7 : 146348 - 146357
  • [50] A novel architecture for low-power design of parallel multipliers
    Fayed, AA
    Bayoumi, MA
    IEEE COMPUTER SOCIETY WORKSHOP ON VLSI 2001, PROCEEDINGS, 2001, : 149 - 154
12345