LOW-POWER ERROR CORRECTION ARCHITECTURE FOR SPACE

被引：0
|
作者：
MAIER, RJ
机构：
来源：
IEEE TRANSACTIONS ON NUCLEAR SCIENCE | 1983年 / 30卷 / 06期
关键词：
D O I：
10.1109/TNS.1983.4333133
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：4333 / 4338
页数：6
相关论文
共 50 条
  • [21] Low-power, reconfigurable adaptive equalizer architecture
    Univ of Illinois at Urbana-Champaign, Urbana, United States
    Conf Rec Asilomar Conf Signals Syst Comput, (1391-1395):
  • [22] SODA: A low-power architecture for software radio
    Lin, Yuan
    Lee, Hyunseok
    Woh, Mark
    Harel, Yoav
    Mahlke, Scott
    Mudge, Trevor
    Chakrabarti, Chaitali
    Flautner, Krisztian
    33RD INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHTIECTURE, PROCEEDINGS, 2006, : 89 - 100
  • [23] A low-power VLSI architecture for the Viterbi decoder
    Ju, WS
    Shieh, MD
    Sheu, MH
    40TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 1998, : 1201 - 1204
  • [24] Low-power consumption architecture for embedded processor
    Yoshida, Y
    Song, BY
    Okuhata, H
    Onoye, T
    Shirakawa, I
    1996 2ND INTERNATIONAL CONFERENCE ON ASIC, PROCEEDINGS, 1996, : 77 - 80
  • [25] A low-power VLSI architecture for turbo decoding
    Lee, SJ
    Shanbhag, NR
    Singer, AC
    ISLPED'03: PROCEEDINGS OF THE 2003 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2003, : 366 - 371
  • [26] Dynamical reconfigurable cache architecture with low-power
    Chen, Liming
    Zou, Xuecheng
    Lei, Jianming
    Liu, Zhenglin
    Huazhong Keji Daxue Xuebao (Ziran Kexue Ban)/Journal of Huazhong University of Science and Technology (Natural Science Edition), 2008, 36 (09): : 29 - 32
  • [27] Low-power control architecture for embedded processors
    Mattos, JCB
    Kreutz, M
    Carro, L
    15TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, 2002, : 221 - 226
  • [28] Implementation of a low-power LVQ architecture on FPGA
    Chalbi, Najoua
    Boubaker, Mohamed
    Bedoui, Mohamed Hedi
    IET CIRCUITS DEVICES & SYSTEMS, 2017, 11 (06) : 597 - 604
  • [29] Optimal low-power coding for error correction and crosstalk avoidance in on-chip data buses
    Yeow Meng Chee
    Charles J. Colbourn
    Alan Chi Hung Ling
    Hui Zhang
    Xiande Zhang
    Designs, Codes and Cryptography, 2015, 77 : 479 - 491
  • [30] Optimal low-power coding for error correction and crosstalk avoidance in on-chip data buses
    Chee, Yeow Meng
    Colbourn, Charles J.
    Ling, Alan Chi Hung
    Zhang, Hui
    Zhang, Xiande
    DESIGNS CODES AND CRYPTOGRAPHY, 2015, 77 (2-3) : 479 - 491
12345