Investigation of NBTI recovery induced by conventional measurements for pMOSFETs with ultra-thin SiON gate dielectrics

被引：2
|
作者：
Jin, Lei [1 ]
Xu, Mingzhen [1 ]
机构：
[1] Peking Univ, Inst Microelect, Beijing 100871, Peoples R China
来源：
2007 IEEE INTERNATIONAL INTEGRATED RELIABILITY WORKSHOP FINAL REPORT | 2007年
关键词：
D O I：
10.1109/IRWS.2007.4469218
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
The NBTI recovery induced by conventional measurements and its physical origin are studied. It is demonstrated that, with carefully designed experiments using conventional slow equipments, the measurement induced recovery can be evaluated and investigated. It is re-affirmed that the measurement induced recovery is primarily due to the discharge of bulk traps in ultra-thin SiON. The passivation of interface traps plays a less important role, as compared with discharge of bulk traps.
引用
收藏
页码：38 / 42
页数：5
相关论文
共 50 条
  • [31] Investigation of Cs+ Bombardment Effects in Ultra-Thin Oxynitride Gate Dielectrics Characterization by DSIMS
    Wang, Yun
    Ong, Kian Kok
    Mo, Zhi Qiang
    Teo, Han Wei
    Zhao, Si Ping
    2017 IEEE 24TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL AND FAILURE ANALYSIS OF INTEGRATED CIRCUITS (IPFA), 2017,
  • [32] Enhancement of hot-carrier-induced degradation in ultra-thin gate oxide pMOSFETs stressed under high gate voltage
    Chen, JF
    Tsao, CP
    Ong, TC
    ELECTRONICS LETTERS, 2002, 38 (13) : 658 - 660
  • [33] On-the-fly characterization of NBTI in ultra-thin gate oxide PMOSFET's
    Denais, M
    Bravaix, A
    Huard, V
    Parthasarathy, C
    Ribes, G
    Perrier, F
    Rey-Tauriac, Y
    Revil, N
    IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2004, TECHNICAL DIGEST, 2004, : 109 - 112
  • [34] Electrical characterization of ultra-thin oxides and high K gate dielectrics
    Hillard, RJ
    Howland, WH
    Mazur, RG
    Hobbs, CC
    CHARACTERIZATION AND METROLOGY FOR ULSI TECHNOLOGY 2000, INTERNATIONAL CONFERENCE, 2001, 550 : 105 - 112
  • [35] Thickness measurement of ultra-thin gate dielectrics under inversion condition
    Zhu, WJ
    Khare, M
    Snare, J
    Varekamp, PR
    Ku, SH
    Agnello, P
    Chen, TC
    Ma, TP
    2001 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS, AND APPLICATIONS, PROCEEDINGS OF TECHNICAL PAPERS, 2001, : 212 - 215
  • [36] Ultra-thin oxynitride gate dielectrics for 0.18 μm CMOS and beyond
    Takayanagi, Mariko
    Toyoshima, Yoshiaki
    International Symposium on Plasma Process-Induced Damage, P2ID, Proceedings, 1999,
  • [37] Lifetime prediction of ultra-thin gate oxide PMOSFETs submitted to Hot Hole injections
    Di Gilio, T
    Bravaix, A
    2005 IEEE INTERNATIONAL INTEGRATED RELIABILITY WORKSHOP, FINAL REPORT, 2005, : 54 - 58
  • [38] Characterization of NBTI-Induced Interface State and Hole Trapping in SiON Gate Dielectrics of p-MOSFETs
    Lee, Jen-Hao
    Oates, Anthony S.
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2010, 10 (02) : 174 - 181
  • [39] Heavy-ion-induced breakdown in ultra-thin gate oxides and high-k dielectrics
    Massengill, LW
    Choi, BK
    Fleetwood, DM
    Schrimpf, RD
    Galloway, KF
    Shaneyfelt, MR
    Meisenheimer, TL
    Dodd, PE
    Schwank, JR
    Lee, YM
    Johnson, RS
    Lucovsky, G
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2001, 48 (06) : 1904 - 1912
  • [40] Reliability challenges of high performance PD SOICMOS with ultra-thin gate dielectrics
    Zhao, E
    Zhang, J
    Salman, A
    Subba, N
    Chan, J
    Marathe, A
    Beebe, S
    Taylor, K
    SOLID-STATE ELECTRONICS, 2004, 48 (10-11) : 1703 - 1708
12345