Laser dicing of chip scale and silicon-wafer scale packages

被引:9
|
作者
Lizotte, T [1 ]
机构
[1] NanoVia LP, R&D, Londonderry, NH 03053 USA
关键词
D O I
10.1109/IEMT.2003.1225869
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Singulation of PCB based chip scale packages as well as, the dicing of silicon based flip chip or wafer scale packaging is becoming critical. With the use of batch processes for PCB circuit fabrication and chip mounting, it becomes highly desirable to move away from standard diamond blade dicing techniques. The advent of silicon based packaging and wafers with a variety of odd form factor silicon. chips and, custom ASIC devices have caused further limitations to be encountered during dicing. It was inevitable that the inherent limitations of fixed row and column diamond saws would lead to the development and acceptance of free form trepanning capabilities offered by laser dicing and/or singulation. This paper will cover laser dicing and/or singulation of both chip scale and wafer scale-packaging materials. Initially the paper will outline material types with an emphasis on laser materials interactions and the selection of appropriate laser wavelengths for optimum process performance. Further explanations formulas and basic laser, nomenclature will also be discussed to. familiarize those individuals who do not have experience with laser technology. The main body of the paper will focus on process parameters, processing rates, debris mitigation techniques, beam delivery configurations, substrate mounting I lasers types and cut quality achieved in the various materials outlined in the first section of the paper. The final section of the paper will summarize the quality of the process and the associated costs of using laser technology as compared to diamond saw technology.
引用
收藏
页码:1 / 5
页数:5
相关论文
共 50 条
  • [1] LASER MULTI BEAM FULL CUT DICING OF WAFER LEVEL CHIP-SCALE PACKAGES
    van Borkulo, Jeroen
    Tan, Eric M. M.
    van der Stam, Richard
    2017 IEEE 67TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2017), 2017, : 337 - 342
  • [2] LASER MULTI BEAM FULL CUT DICING OF WAFER LEVEL CHIP-SCALE PACKAGES (FAN IN)
    van Borkulo, Jeroen
    Tan, Eric M. M.
    Boulanger, Richard
    PROCEEDINGS OF THE 2016 IEEE 18TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2016, : 752 - 757
  • [3] Reliability of Wafer Level Chip Scale Packages
    Rongen, R.
    Roucou, R.
    vd Wel, P. J.
    Voogt, F.
    Swartjes, F.
    Weide-Zaage, K.
    MICROELECTRONICS RELIABILITY, 2014, 54 (9-10) : 1988 - 1994
  • [4] Laser dicing of silicon wafer
    Tang, Y.
    Fuh, J. Y. H.
    Loh, H. T.
    Wong, Y. S.
    Lim, Y. K.
    SURFACE REVIEW AND LETTERS, 2008, 15 (1-2) : 153 - 159
  • [5] Vertical TSV Fabrication for Wafer Level Chip Scale Packages
    Chen, Liu
    Jie, Chen
    Huang, Mairui
    Huang, Mark
    2016 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE (CSTIC), 2016,
  • [6] Moisture absorption and desorption in wafer level chip scale packages
    Rongen, K.
    Mavinkurve, A.
    Chen, M.
    van der Wel, P. J.
    Swartjes, F. H. M.
    Rongen, R. T. H.
    MICROELECTRONICS RELIABILITY, 2015, 55 (9-10) : 1872 - 1876
  • [7] Drop test reliability of wafer level chip scale packages
    Alajoki, M
    Nguyen, L
    Kivilahti, J
    55TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, VOLS 1 AND 2, 2005 PROCEEDINGS, 2005, : 637 - 644
  • [8] Wafer level packaging of a tape flip-chip chip scale packages
    Hotchkiss, G
    Amador, G
    Edwards, D
    Hundt, P
    Stark, L
    Stierman, R
    Heinen, G
    MICROELECTRONICS RELIABILITY, 2001, 41 (05) : 705 - 713
  • [9] ULTRAVIOLET-LASER ABLATION OF A SILICON-WAFER
    KAWASAKI, M
    SATO, H
    INOUE, G
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1987, 26 (09): : 1604 - 1605
  • [10] ULTRAVIOLET-LASER ABLATION OF A SILICON-WAFER
    KAWASAKI, M
    SATO, H
    INOUE, G
    LASER- AND PARTICLE-BEAM CHEMICAL PROCESSES ON SURFACES, 1989, 129 : 371 - 374