High-performance dual-gate carbon nanotube FETs with 40-nm gate length

被引：98

作者：

Lin, YM ^{[1
]}

Appenzeller, J

Chen, ZH

Chen, ZG

Cheng, HM

Avouris, P

机构：

[1] IBM Corp, Thomas J Watson Res Ctr, Yorktown Hts, NY 10598 USA

[2] Inst Met Sci & Technol, Shenyang Natl Lab Mat Sci, Shenyang 110016, Peoples R China

来源：

IEEE ELECTRON DEVICE LETTERS | 2005年 / 26卷 / 11期

关键词：

carbon nanotube (CN); dual gate; field-effect transistor (FET); short-channel effect;

D O I：

10.1109/LED.2005.857704

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

We report on a high-performance back-gated carbon nanotube field-effect transistor (CNFET) with a peak transconductance of 12.5 mu S and a delay time per unit length of tau/L = 19 ps/mu m. In order to minimize the parasitic capacitances and optimize the performance of scaled CNFETs, we have utilized a dual-gate design and have fabricated a 40-nm-gate CNFET possessing excellent subthreshold and output characteristics without exhibiting short-channel effects.

引用

页码：823 / 825

页数：3

共 50 条

[21] A FREQUENCY TRANSLATOR USING DUAL-GATE GAAS-FETS
MAZUMDER, SR
TSAI, TL
TSAI, WC
MICROWAVE JOURNAL, 1983, 26 (05) : 70 - 70
[22] A FREQUENCY TRANSLATOR USING DUAL-GATE GAAS-FETS
MAZUMDER, SR
MICROWAVES & RF, 1983, 22 (05) : 93 - 93
[23] Multiple-thickness gate oxide and dual-gate technologies for high-performance logic-embedded DRAMs
Toga, M
Noda, K
Tanigawa, T
INTERNATIONAL ELECTRON DEVICES MEETING 1998 - TECHNICAL DIGEST, 1998, : 347 - 350
[24] Comparison of the performance improvement for the two novel SOI-tunnel FETs with the lateral dual-gate and triple-gate
Wei, Sufen
Zhang, Guohe
Geng, Li
Shao, Zhibiao
Yang, Cheng-Fu
MICROSYSTEM TECHNOLOGIES-MICRO-AND NANOSYSTEMS-INFORMATION STORAGE AND PROCESSING SYSTEMS, 2021, 27 (04): : 1031 - 1038
[25] Comparison of the performance improvement for the two novel SOI-tunnel FETs with the lateral dual-gate and triple-gate
Sufen Wei
Guohe Zhang
Li Geng
Zhibiao Shao
Cheng-Fu Yang
Microsystem Technologies, 2021, 27 : 1031 - 1038
[26] Enhancing Performance of Dual-Gate FinFET with High-K Gate Dielectric Materials in 5 nm Technology: A Simulation Study
Rao, M. V. Ganeswara
Ramanjaneyulu, N.
Pydi, Balamurali
Soma, Umamaheshwar
Babu, K. Rajesh
Prasad, Satti Harichandra
TRANSACTIONS ON ELECTRICAL AND ELECTRONIC MATERIALS, 2023, 24 (06) : 557 - 569
[27] Enhancing Performance of Dual-Gate FinFET with High-K Gate Dielectric Materials in 5 nm Technology: A Simulation Study
M. V. Ganeswara Rao
N. Ramanjaneyulu
Balamurali Pydi
Umamaheshwar Soma
K. Rajesh Babu
Satti Harichandra Prasad
Transactions on Electrical and Electronic Materials, 2023, 24 : 557 - 569
[28] 30-nm Contacted Gate Pitch Back-Gate Carbon Nanotube FETs for Sub-3-nm Nodes
Srimani, Tathagata
Hills, Gage
Bishop, Mindy Deanna
Shulaker, Max M.
IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2019, 18 : 132 - 138
[29] Use of Ambipolar Dual-Gate Carbon Nanotube Field-Effect Transistor to Configure Exclusive-OR Gate
Liu, Xueyuan
Sun, Bing
Huang, Kailiang
Feng, Chao
Li, Xiao
Zhang, Zhen
Wang, Wenke
Zhang, Xin'gang
Huang, Zhi
Liu, Huaping
Chang, Hudong
Jia, Rui
Liu, Honggang
ACS OMEGA, 2022, 7 (10): : 8819 - 8823
[30] High-Performance Integrated Dual-Gate AlGaN/GaN Enhancement-Mode Transistor
Lu, Bin
Saadat, Omair Irfan
Palacios, Tomas
IEEE ELECTRON DEVICE LETTERS, 2010, 31 (09) : 990 - 992

← 1 2 3 4 5 →