Direct Liquid Thermal Management of 3D Chip Stacks

被引:5
|
作者
Bar-Cohen, A. [1 ]
Geisler, K. J. L. [2 ]
Rahim, E. [1 ]
机构
[1] Univ Maryland, College Pk, MD 20742 USA
[2] Gen Dynam Adv Informat Syst, Bloomington, MN USA
关键词
CRITICAL HEAT-FLUX; GENERAL CORRELATION; FLOW; CONFINEMENT;
D O I
10.1109/EPTC.2009.5416562
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Chip stacks are a crucial building block in advanced 3D microsystem architectures and can accommodate shorter interconnect distances between devices, reduced power dissipation, and improved electrical performance. Although enhanced conduction can serve to transfer the dissipated heat to the top and sides of the package and/or down to the underlying PCB, effective thermal management of stacked chips remains a most difficult challenge. Immersion cooling techniques, which provide convective and/or ebullient heat transfer, along with buoyant fluid flow, in the narrow gaps separating adjacent chips, are a most promising alternative to conduction cooling of three-dimensional chip stacks. Application of the available theories, correlations, and experimental data are shown to reveal that passive immersion cooling relying on natural convection and/or pool boiling could provide the requisite thermal management capability for 3D chip stacks anticipated for use in much of the portable equipment category. Alternatively, pumped flow of dielectric liquids through the microgaps in 3D stacks, providing single phase and/or flow boiling heat absorption, could meet many of the most extreme thermal management requirements for high-performance 3D microsystems. Use of deionized water is shown to provide an order of magnitude improvement in heat dissipation relative to the available dielectric fluids.
引用
收藏
页码:119 / +
页数:3
相关论文
共 50 条
  • [1] Thermal Management of On-Chip Hot Spots and 3D Chip Stacks
    Bar-Cohen, Avram
    [J]. IEEE INTERNATIONAL CONFERENCE ON MICROWAVES, COMMUNICATIONS, ANTENNAS AND ELECTRONICS SYSTEMS (COMCAS 2009), 2009,
  • [2] Measurement of Microbump Thermal Resistance in 3D Chip Stacks
    Colgan, E. G.
    Andry, P.
    Dang, B.
    Magerlein, J. H.
    Maria, J.
    Polastre, R. J.
    Wakil, J.
    [J]. 2012 28TH ANNUAL IEEE SEMICONDUCTOR THERMAL MEASUREMENT AND MANAGEMENT SYMPOSIUM (SEMI-THERM), 2012, : 1 - 7
  • [3] High Thermal Conductivity Underfill for the Thermal Management of Three-dimensional (3D) Chip Stacks
    Matsumoto, Keiji
    Mori, Hiroyuki
    Orii, Yasumitsu
    Kiritani, Hideki
    Kawase, Yasuhiro
    Ikemoto, Makoto
    Yamazaki, Masanori
    Sugiyama, Masaya
    Mizutani, Fumikazu
    [J]. 2014 30TH ANNUAL SEMICONDUCTOR THERMAL MEASUREMENT AND MANAGEMENT SYMPOSIUM (SEMI-THERM), 2014, : 219 - 223
  • [4] Measurement of Back End of Line Thermal Resistance for 3D Chip Stacks
    Colgan, E. G.
    Polastre, R. J.
    Knickerbocker, J.
    Wakil, J.
    Gambino, J.
    Tallman, K.
    [J]. 2013 TWENTY NINTH ANNUAL IEEE SEMICONDUCTOR THERMAL MEASUREMENT AND MANAGEMENT SYMPOSIUM (SEMI-THERM), 2013, : 23 - 28
  • [5] Beat the Heat in 3D Chip Stacks with Novel Microfluidics
    Chainer, T.
    Parida, P. R.
    Schultz, M.
    Yang, F.
    Gaynes, M.
    McVicker, G.
    Sridhar, A.
    Paredes, S.
    Ozsun, O.
    Brunschwiler, T.
    Drechsler, U.
    Colgan, E.
    Dang, B.
    Liu, Y.
    Chen, Q.
    Buyuktosunoglu, A.
    Vega, A.
    Kwark, Y.
    Shan, L.
    Liu, D.
    Silbermann, J.
    Webb, B.
    Joshi, R.
    Knickerbocker, J.
    Tyberg, C.
    [J]. 2018 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE (IITC), 2018, : 185 - 187
  • [6] Physical Design Automation for 3D Chip Stacks - Challenges and Solutions
    Knechtel, Johann
    Lienig, Jens
    [J]. PROCEEDINGS OF THE 2016 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN (ISPD'16), 2016, : 3 - 10
  • [7] Assembly Reliability of 3D Stacks under Thermal Cycles
    Ghaffarian, Reza
    [J]. PROCEEDINGS OF THE NINETEENTH INTERSOCIETY CONFERENCE ON THERMAL AND THERMOMECHANICAL PHENOMENA IN ELECTRONIC SYSTEMS (ITHERM 2020), 2020, : 1152 - 1159
  • [8] Power delivery for 3D chip stacks: Physical modeling and design implication
    Huang, Gang
    Bakir, Muhannad
    Naeemi, Azad
    Chen, Howard
    Meindl, James D.
    [J]. ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING, 2007, : 205 - +
  • [9] Investigations of Cooling Solutions for Three-dimensional (3D) Chip Stacks
    Matsumoto, Keiji
    Ibaraki, Soichiro
    Sato, Masaaki
    Sakuma, Katsuyuki
    Orii, Yasumitsu
    Yamada, Fumiaki
    [J]. 26TH ANNUAL IEEE SEMICONDUCTOR THERMAL MEASUREMENT AND MANAGEMENT SYMPOSIUM, PROCEEDINGS 2010, 2010, : 25 - 32
  • [10] Thermal management in 3d networks-on-chip using dynamic link sharing
    Keramati, Mahsa
    Modarressi, Mehdi
    Rezaei, Seyed Hossein Seyedahaei
    [J]. MICROPROCESSORS AND MICROSYSTEMS, 2017, 52 : 69 - 79