Assembly Reliability of 3D Stacks under Thermal Cycles

被引:0
|
作者
Ghaffarian, Reza [1 ]
机构
[1] CALTECH, Jet Prop Lab, Pasadena, CA 91125 USA
基金
美国国家航空航天局;
关键词
3D plus; 3D; Stack; Ball grid array; BGA; tin-lead solder; solder joint reliability; thermal cycle; thermal shock cycle;
D O I
暂无
中图分类号
O414.1 [热力学];
学科分类号
摘要
Stack electronic packaging technologies have now been widely implemented to increase the capabilities of commercial electronics in order to overcome the limitation of die fabrication with extremely finer features. An special 3D leaded configuration using internally packaged memory has been widely used for high-reliability applications. Its new configuration comes in high-temperature ball grid array (BGA), which may be less robust than the leaded version. This paper compares thermal cycle reliability of 3D stack assemblies with two configurations-leaded and BGA. The two configurations were subjected to either accelerated thermal cycle (ATC) alone or with subsequent extremer thermal shock cycle (AT SC) in two ranges in order to determine robustness and to initiate earlier failures. The ATCs were in the range of - 55 degrees C to 100 degrees C whereas the ATSCs ranged from-100 degrees C to 125 degrees C. Extreme cold temperature exposure to -100 degrees C is representative of mild deep space environment whereas possibly none for industrial applications. Visual inspection with optical microscopy images dcoumented damage progression for leaded 3D assemblies with and without workmanship defects. However, daisy-chain resistance continuity monitoring was used as the key verification method for detecting failure of 3D BGA and using visual inspection as a secondary approach for monitoring damage progression. The inspection results were presented in detail for leaded assemblies with and without the edge adhesive staking. For 3D stack BGA assemblies, results of failure analyses were also presented. These were were performed by cross-sectioning with optical and scanning electron microscopy evaluation.
引用
收藏
页码:1152 / 1159
页数:8
相关论文
共 50 条
  • [1] Reliability of Package on Package (PoP) Assembly under Thermal Cycles
    Ghaffarian, Reza
    [J]. PROCEEDINGS OF THE 2019 EIGHTEENTH IEEE INTERSOCIETY CONFERENCE ON THERMAL AND THERMOMECHANICAL PHENOMENA IN ELECTRONIC SYSTEMS (ITHERM 2019), 2019, : 472 - 476
  • [2] BTI Reliability Improvement Strategies in Low Thermal Budget Gate Stacks for 3D Sequential Integration
    Franco, J.
    Wu, Z.
    Rzepa, G.
    Vandooren, A.
    Arimura, H.
    Ragnarsson, L. -A
    Hellings, G.
    Brus, S.
    Cott, D.
    De Heyn, V.
    Groeseneken, G.
    Horiguchi, N.
    Ryckaert, J.
    Collaert, N.
    Linten, D.
    Grasser, T.
    Kaczer, B.
    [J]. 2018 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2018,
  • [3] Direct Liquid Thermal Management of 3D Chip Stacks
    Bar-Cohen, A.
    Geisler, K. J. L.
    Rahim, E.
    [J]. 2009 11TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC 2009), 2009, : 119 - +
  • [4] Measurement of Microbump Thermal Resistance in 3D Chip Stacks
    Colgan, E. G.
    Andry, P.
    Dang, B.
    Magerlein, J. H.
    Maria, J.
    Polastre, R. J.
    Wakil, J.
    [J]. 2012 28TH ANNUAL IEEE SEMICONDUCTOR THERMAL MEASUREMENT AND MANAGEMENT SYMPOSIUM (SEMI-THERM), 2012, : 1 - 7
  • [5] Thermo-mechanical Reliability of 3D package under different thermal cycling
    Lan, Tianbao
    Su, Fei
    [J]. 2014 15TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2014, : 1138 - 1141
  • [6] Managing Stress-Induced Effects on Performance and Reliability of 3D IC Stacks
    Zschech, Ehrenfried
    [J]. 2014 IEEE INTERNATIONAL INTEGRATED RELIABILITY WORKSHOP FINAL REPORT (IIRW), 2014, : 163A - 163A
  • [7] Assembly and Packaging of Non-bumped 3D Chip Stacks on Bumped Substrates
    Dang, Bing
    Maria, Joana
    Chen, Qianwen
    Nah, Jae-Woong
    Andry, Paul
    Tsang, Comelia
    Sakuma, Katsuyuki
    Tyberg, Christy
    Robertazzi, Raphael
    Scheuermann, Michael
    Gaynes, Michael
    Knickerbocker, John
    [J]. 2014 IEEE 64TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2014, : 1372 - 1377
  • [8] Thermal Management of On-Chip Hot Spots and 3D Chip Stacks
    Bar-Cohen, Avram
    [J]. IEEE INTERNATIONAL CONFERENCE ON MICROWAVES, COMMUNICATIONS, ANTENNAS AND ELECTRONICS SYSTEMS (COMCAS 2009), 2009,
  • [9] Thermal Analysis of Multi-Layer Functional 3D Logic Stacks
    Scheuermann, M.
    Tian, S.
    Robertazzi, R.
    Wordeman, M.
    Bergeron, C.
    Jacobson, H.
    Restle, P.
    Silberman, J.
    Tyberg, C.
    [J]. 2016 IEEE INTERNATIONAL 3D SYSTEMS INTEGRATION CONFERENCE (3DIC), 2016,
  • [10] Measurement of Back End of Line Thermal Resistance for 3D Chip Stacks
    Colgan, E. G.
    Polastre, R. J.
    Knickerbocker, J.
    Wakil, J.
    Gambino, J.
    Tallman, K.
    [J]. 2013 TWENTY NINTH ANNUAL IEEE SEMICONDUCTOR THERMAL MEASUREMENT AND MANAGEMENT SYMPOSIUM (SEMI-THERM), 2013, : 23 - 28