Towards software defined radios using coarse-grained reconfigurable hardware

被引：33

作者：

Rauwerda, Gerard K. ^{[1
]}

Heysters, Paul M.

Smit, Gerard J. M. ^{[1
]}

机构：

[1] Univ Twente, Dept Elect Engn Math & Comp Sci, NL-7500 AB Enschede, Netherlands

来源：

IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS | 2008年 / 16卷 / 01期

关键词：

heterogeneous reconfigurable hardware; orthogonal frequency division multiplexing (OFDM); software defined radio (SDR); system-on-chip (SoC); turbo decoding; viterbi; wide-band code division multiple access (WCDMA);

D O I：

10.1109/TVLSI.2007.912075

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Mobile wireless terminals tend to become multimode wireless communication devices. Furthermore, these devices become adaptive. Heterogeneous reconfigurable hardware provides the flexibility, performance, and efficiency to enable the implementation of these devices. The implementation of a wide-band code division multiple access and an orthogonal frequency division multiplexing receiver using the same coarse-grained reconfigurable MONTIUM tile processor is discussed. Besides the baseband processing part of the receiver, the same reconfigurable processor has also been used to implement Viterbi and Turbo channel decoders.

引用

页码：3 / 13

页数：11

共 50 条

[1] Hardware Virtualization On Coarse-Grained Reconfigurable Architectures
Lo, Thiago Berticelli
Carro, Luigi
Schneider Beck, Antonio Carlos
[J]. PROCEEDINGS OF IV BRAZILIAN SYMPOSIUM ON COMPUTING SYSTEMS ENGINEERING SBESC 2014, 2014, : 55 - 60
[2] Collaborative hardware/software partition of coarse-grained reconfigurable system using evolutionary ant colony optimization
Wang, Dawei
Li, Sikun
Dou, Yong
[J]. 2008 ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2008, : 645 - 650
[3] Zippy - A coarse-grained reconfigurable array with support for hardware virtualization
Plessl, C
Platzner, M
[J]. 16TH INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURE AND PROCESSORS, PROCEEDINGS, 2005, : 213 - 218
[4] Design and implementation of a coarse-grained dynamically reconfigurable hardware architecture
Becker, J
Pionteck, T
Habermann, C
Glesner, M
[J]. IEEE COMPUTER SOCIETY WORKSHOP ON VLSI 2001, PROCEEDINGS, 2001, : 41 - 46
[5] Coarse-grained Reconfigurable Hardware Accelerator of Machine Learning Classifiers
Vranjkovic, Vuk
Struharik, Rastislav
[J]. PROCEEDINGS OF THE 23RD INTERNATIONAL CONFERENCE ON SYSTEMS, SIGNALS AND IMAGE PROCESSING, (IWSSIP 2016), 2016, : 193 - 196
[6] Implementing an adaptive Viterbi algorithm in coarse-grained reconfigurable hardware
Rauwerda, GK
Smit, GJM
Brugger, W
[J]. ERSA'05: PROCEEDINGS OF THE 2005 INTERNATIONAL CONFERENCE ON ENGINEERING OF RECONFIGURABLE SYSTEMS AND ALGORITHMS, 2005, : 62 - 68
[7] Software-Defined DVB-T2 Receiver Using Coarse-Grained Reconfigurable Array Processors
Basutkar, Navneet
Yang, Ho
Xue, Peng
Bae, Kitaek
Park, Young-Hwan
[J]. 2013 IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS (ICCE), 2013, : 580 - 581
[8] Towards Coarse-Grained Reconfigurable Approximate Computing with CGRAgen
Damsgaard, Hans Jakob
Ometov, Aleksandr
Nurmi, Jari
[J]. 2023 33RD INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, FPL, 2023, : 361 - 362
[9] Software pipelining for coarse-grained reconfigurable instruction set processors
Barat, F
Jayapala, M
de Beeck, PO
Deconinck, G
[J]. ASP-DAC/VLSI DESIGN 2002: 7TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE AND 15TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 2002, : 338 - 344
[10] An Open-Hardware Coarse-Grained Reconfigurable Array for Edge Computing
Alvarez, Ruben Rodriguez
Denkinger, Benoit
Sapriza, Juan
Calero, Jose Miranda
Ansaloni, Giovanni
Alonso, David Atienza
[J]. PROCEEDINGS OF THE 20TH ACM INTERNATIONAL CONFERENCE ON COMPUTING FRONTIERS 2023, CF 2023, 2023, : 391 - 392

← 1 2 3 4 5 →