Hardware Virtualization On Coarse-Grained Reconfigurable Architectures

被引：0

作者：

Lo, Thiago Berticelli ^{[1
]}

Carro, Luigi ^{[2
]}

Schneider Beck, Antonio Carlos ^{[2
]}

机构：

[1] IFSUL, Inst Fed Educ Ciencia & Tecnol Sul Rio Grandense, Dept Ensino Pesquisa & Extensao, Charqueadas, RS, Brazil

[2] Univ Fed Rio Grande do Sul, Inst Informat PPGC, Porto Alegre, RS, Brazil

来源：

PROCEEDINGS OF IV BRAZILIAN SYMPOSIUM ON COMPUTING SYSTEMS ENGINEERING SBESC 2014 | 2014年

关键词：

hardware virtualization; adaptable architectures; reconfigurable systems;

D O I：

10.1109/SBESC.2014.29

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Even though reconfigurable systems have already proven to be an alternative to speedup embedded applications with reduced energy costs, because of their adaptability and high flexibility, their use result in a significant overhead in chip area. Therefore, this work addresses this issue by the use of the hardware virtualization technique, using a coarse-grained reconfigurable array as study case. We explore two different virtualization alternatives, achieving a reduction in area of up 96%, with marginal performance loss comparing to the original architecture.

引用

页码：55 / 60

页数：6

共 50 条

[1] Zippy - A coarse-grained reconfigurable array with support for hardware virtualization
Plessl, C
Platzner, M
[J]. 16TH INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURE AND PROCESSORS, PROCEEDINGS, 2005, : 213 - 218
[2] Regular mapping for coarse-grained reconfigurable architectures
Hannig, F
Dutta, H
Teich, J
[J]. 2004 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOL V, PROCEEDINGS: DESIGN AND IMPLEMENTATION OF SIGNAL PROCESSING SYSTEMS INDUSTRY TECHNOLOGY TRACKS MACHINE LEARNING FOR SIGNAL PROCESSING MULTIMEDIA SIGNAL PROCESSING SIGNAL PROCESSING FOR EDUCATION, 2004, : 57 - 60
[3] Compilation approach for coarse-grained reconfigurable architectures
Lee, JE
Choi, K
Dutt, ND
[J]. IEEE DESIGN & TEST OF COMPUTERS, 2003, 20 (01): : 26 - 33
[4] Techniques for Improving Coarse-Grained Reconfigurable Architectures
Han, Kyuseung
Park, Seongsik
Choi, Kiyoung
Paek, Jong Kyung
Lee, Jongeun
[J]. 2011 IEEE 54TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2011,
[5] Toward Approximate Computing for Coarse-Grained Reconfigurable Architectures
Akbari, Omid
Kamal, Mehdi
Afzali-Kusha, Ali
Pedram, Massoud
Shafique, Muhammad
[J]. IEEE MICRO, 2018, 38 (06) : 63 - 72
[6] Compiling parallel applications to Coarse-Grained Reconfigurable Architectures
Tuhin, Mohammed Ashraful Alam
Norvell, Theodore S.
[J]. 2008 CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, VOLS 1-4, 2008, : 1649 - +
[7] Mapping Algorithm for Coarse-Grained Reconfigurable Multimedia Architectures
Chen, Naijin
Jiang, Jianhui
[J]. 2012 IEEE 26TH INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM WORKSHOPS & PHD FORUM (IPDPSW), 2012, : 288 - 293
[8] Error Recovery Technique for Coarse-Grained Reconfigurable Architectures
Azeem, Muhammad Moazam
Piestrak, Stanislaw J.
Sentieys, Olivier
Pillement, Sebastien
[J]. 2011 IEEE 14TH INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS (DDECS), 2011, : 441 - 446
[9] Mapping Imperfect Loops to Coarse-Grained Reconfigurable Architectures
Sim, Hyeonuk
Lee, Hongsik
Seo, Seongseok
Lee, Jongeun
[J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2016, 35 (07) : 1092 - 1104
[10] DRESC: A retargetable compiler for coarse-grained reconfigurable architectures
Mei, BF
Vernalde, S
Verkest, D
De Man, H
Lauwereins, R
[J]. 2002 IEEE INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), PROCEEDINGS, 2002, : 166 - 173

← 1 2 3 4 5 →