A 3-Gb/s Radar Signal Processor Using an IF-Correlation Technique in 90-nm CMOS

被引:5
|
作者
Li, Jun [1 ]
Kijsanayotin, Tissana [1 ]
Buckwalter, James F. [2 ]
机构
[1] Univ Calif San Diego, Dept Elect & Comp Engn, La Jolla, CA 92093 USA
[2] Univ Calif Santa Barbara, Dept Elect & Comp Engn, Santa Barbara, CA 93106 USA
基金
美国国家科学基金会;
关键词
Barker code; intermediate frequency (IF) correlation; pulse compression radar (PCR); SPDT SWITCH; T/R SWITCH; TRANSCEIVER; TRANSMITTER; DESIGN;
D O I
10.1109/TMTT.2016.2574983
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents a dual-mode intermediate frequency (IF) signal processing circuit for pulse compression radar (PCR) and symbol recovery. A half-duplex architecture is proposed to support modulation and demodulation of PCR signals. For data communication, the modulator and the demodulator support up to 3-Gb/s QPSK signal. For range sensing, the proposed IF correlation technique supports 1.5-GHz bandwidth (BW) and 3/5/7-b Barker codes for 10-cm range resolution. The circuit includes a high-linearity switch, a modulator, a reconfigurable demodulator/correlator, and an in-phase and quadrature clock signal generator. This proposed system is fabricated with 90-nm CMOS, and each channel can be configured to operate from 200 Mb/s to 1.5 Gb/s with different Barker codes. The maximum power consumption is 54 mW with 1.5-GHz BW (10 cm) in range sensing mode and 49 mW at a rate of 3 Gb/s in data communication mode.
引用
收藏
页码:2171 / 2183
页数:13
相关论文
共 50 条
  • [41] 32-Gb/s NRZ and 40-Gb/s PAM-4 Transimpedance Amplifier Paralleling with a Differentiator for Bandwidth Enhancement in 90-nm CMOS Technology
    Jau-Ji Jou
    Tien-Tsorng Shih
    Hao-Wen Hsu
    [J]. Circuits, Systems, and Signal Processing, 2022, 41 : 621 - 635
  • [42] A. 40-Gb/s, digitally programmable peaking limiting amplifier with 20-dB differential gain in 90-nm CMOS
    Weiss, Jonas R. M.
    Schmatz, Martin L.
    Jaeckel, Heinz
    [J]. 2006 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS SYMPOSIUM, 2006, : 349 - 352
  • [43] A 4 x 10-Gb/s Referenceless-and-Masterless Phase Rotator-Based Parallel Transceiver in 90-nm CMOS
    Lee, Joon-Yeong
    Yang, Jaehyeok
    Yoon, Jong-Hyeok
    Kwon, Soon-Won
    Won, Hyosup
    Han, Jinho
    Bae, Hyeon-Min
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2016, 24 (06) : 2310 - 2320
  • [44] A new 10 Gb/s optical receiver using active inductor in 90 nm CMOS technology
    Bahadorani, Niloufar
    Dolatshahi, Mehdi
    Pouya, Behnam
    [J]. 26TH IRANIAN CONFERENCE ON ELECTRICAL ENGINEERING (ICEE 2018), 2018, : 70 - 75
  • [45] A 40-Gb/s Modulator Driver Using Cascade Swing Compensation in 90 nm CMOS
    Lin, Chih-Cheng
    Hong, Shang
    Hsu, Shawn S. H.
    [J]. IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, 2022, 32 (09) : 1103 - 1106
  • [46] 2-8 GHz LNA with 21-dB Gain & Wideband Input Matching using 90-nm CMOS for Radar Applications
    Rai, Shikhar
    Dubey, Shubham Kr
    Gupta, Shubham Raj
    Jain, Simran
    Mehra, Gaurav
    [J]. 2021 INTERNATIONAL CONFERENCE ON COMPUTER COMMUNICATION AND INFORMATICS (ICCCI), 2021,
  • [47] A Low-Power Low-Cost 45-GHz OOK Transceiver System in 90-nm CMOS for Multi-Gb/s Transmission
    Zhu, Fang
    Hong, Wei
    Liang, Wen-Feng
    Chen, Ji-Xin
    Jiang, Xin
    Yan, Pin-Pin
    Wu, Ke
    [J]. IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2014, 62 (09) : 2105 - 2117
  • [48] A 3-tap digitally programmable transversal filter in 90 nm CMOS for equalization up to 30 Gb/s
    Sewter, J
    Carusone, AC
    [J]. 2005 Symposium on VLSI Circuits, Digest of Technical Papers, 2005, : 190 - 193
  • [49] A 50-Gb/s Optical Transmitter Based on Co-design of a 45-nm CMOS SOI Distributed Driver and 90-nm Silicon Photonic Mach-Zehnder Modulator
    Hosseinzadeh, Navid
    Fang, Kelvin
    Valenzuela, Luis
    Schow, Clint
    Buckwalter, James F.
    [J]. PROCEEDINGS OF THE 2020 IEEE/MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM (IMS), 2020, : 205 - 208
  • [50] A 90-nm CMOS low-power GSM/EDGE multimedia-enhanced baseband processor with 380-MHz ARM926 core and mixed-signal extensions
    Lueftner, Thomas
    Berthold, Joerg
    Pacha, Christian
    Georgakos, Georg
    Sauzon, Guillaume
    Hoemke, Olaf
    Beshenar, Jurij
    Mahrla, Peter
    Just, Knut
    Hober, Peter
    Henzler, Stephan
    Schmitt-Landsiedel, Doris
    Yakovleff, Andre
    Klein, Axel
    Knight, Richard J.
    Acharya, Pramod
    Bonnardot, Andre
    Buch, Steffen
    Sauer, Matthias
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2007, 42 (01) : 134 - 144