A 3-Gb/s Radar Signal Processor Using an IF-Correlation Technique in 90-nm CMOS

被引：5
|
作者：
Li, Jun [1 ]
Kijsanayotin, Tissana [1 ]
Buckwalter, James F. [2 ]
机构：
[1] Univ Calif San Diego, Dept Elect & Comp Engn, La Jolla, CA 92093 USA
[2] Univ Calif Santa Barbara, Dept Elect & Comp Engn, Santa Barbara, CA 93106 USA
来源：
IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES | 2016年 / 64卷 / 07期
基金：
美国国家科学基金会;
关键词：
Barker code; intermediate frequency (IF) correlation; pulse compression radar (PCR); SPDT SWITCH; T/R SWITCH; TRANSCEIVER; TRANSMITTER; DESIGN;
D O I：
10.1109/TMTT.2016.2574983
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
This paper presents a dual-mode intermediate frequency (IF) signal processing circuit for pulse compression radar (PCR) and symbol recovery. A half-duplex architecture is proposed to support modulation and demodulation of PCR signals. For data communication, the modulator and the demodulator support up to 3-Gb/s QPSK signal. For range sensing, the proposed IF correlation technique supports 1.5-GHz bandwidth (BW) and 3/5/7-b Barker codes for 10-cm range resolution. The circuit includes a high-linearity switch, a modulator, a reconfigurable demodulator/correlator, and an in-phase and quadrature clock signal generator. This proposed system is fabricated with 90-nm CMOS, and each channel can be configured to operate from 200 Mb/s to 1.5 Gb/s with different Barker codes. The maximum power consumption is 54 mW with 1.5-GHz BW (10 cm) in range sensing mode and 49 mW at a rate of 3 Gb/s in data communication mode.
引用
收藏
页码：2171 / 2183
页数：13
相关论文
共 50 条
  • [31] A 10-bit 100-MS/s SAR ADC With Capacitor Swapping Technique in 90-nm CMOS
    Chung, Yung-Hui
    Shih, Song-You
    [J]. 2017 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), 2017,
  • [32] A 60-GHz 10-Gb/s OOK Modulator with Transformer-Feedback Technique for High Gain and On-Off Isolation in 90-nm CMOS
    Chuang, Po-Hsiang
    Lin, Jung-Lin
    Lin, Yu-Hsuan
    Wang, Yunshan
    Wang, Huei
    [J]. 2018 ASIA-PACIFIC MICROWAVE CONFERENCE PROCEEDINGS (APMC), 2018, : 732 - 734
  • [33] A 60-GHz 38-pJ/bit 3.5-Gb/s 90-nm CMOS OOK Digital Radio
    Juntunen, Eric
    Leung, Matthew Chung-Hin
    Barale, Francesco
    Rachamadugu, Arun
    Yeh, David A.
    Perumana, Bevin George
    Sen, Padmanava
    Dawn, Debasis
    Sarkar, Saikat
    Pinel, Stephane
    Laskar, Joy
    [J]. IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2010, 58 (02) : 348 - 355
  • [34] A 40-Gb/s Transmitter with 4:1 MUX and Subharmonically Injection-Locked CMU in 90-nm CMOS Technology
    Wang, Huaide
    Lee, Jri
    [J]. 2009 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2009, : 48 - 49
  • [35] A 10-gb/s 5-tap DFE/4-tap FFE transceiver in 90-nm CMOS technology
    Bulzacchelli, John F.
    Meghelli, Mounir
    Rylov, Sergey V.
    Rhee, Woogeun
    Rylyakov, Alexander V.
    Ainspan, Herschel A.
    Parker, Benjamin D.
    Beakes, Michael P.
    Chung, Aichin
    Beukema, Troy J.
    Pepejugoski, Petar K.
    Shan, Lei
    Kwark, Young H.
    Gowda, Sudhir
    Friedman, Daniel J.
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2006, 41 (12) : 2885 - 2900
  • [36] A 40-Gb/s, digitally programmable peaking limiting amplifier with 20-dB differential gain in 90-nm CMOS
    Weiss, Jonas R. M.
    Schmatz, Martin L.
    Jaeckel, Heinz
    [J]. 2006 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS (RFIC) SYMPOSIUM, DIGEST OF PAPERS, 2006, : 393 - +
  • [37] Design of 20-Gb/s Four-Level Pulse Amplitude Modulation VCSEL Driver in 90-nm CMOS Technology
    Li, Jhe-Yue
    Jou, Jau-Ji
    Shih, Tien-Tsorng
    Chiu, Chien-Liang
    Liou, Jian-Chiun
    Ting, Hsin-Wen
    [J]. 2016 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2016, : 195 - 198
  • [38] A Ka-Band Transformer-Based Doherty Power Amplifier for Multi-Gb/s Application in 90-nm CMOS
    Chen, Yen-Chih
    Lin, Yu-Hsuan
    Lin, Jung-Lin
    Wang, Huei
    [J]. IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, 2018, 28 (12) : 1134 - 1136
  • [39] RF signal generator using time domain harmonic suppression technique in 90 nm CMOS
    Nakano, Kazuo
    Amakawa, Shuhei
    Ishihara, Noboru
    Masu, Kazuya
    [J]. IEICE ELECTRONICS EXPRESS, 2012, 9 (04): : 270 - 275
  • [40] 32-Gb/s NRZ and 40-Gb/s PAM-4 Transimpedance Amplifier Paralleling with a Differentiator for Bandwidth Enhancement in 90-nm CMOS Technology
    Jou, Jau-Ji
    Shih, Tien-Tsorng
    Hsu, Hao-Wen
    [J]. CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2022, 41 (02) : 621 - 635
12345