A 3-Gb/s Radar Signal Processor Using an IF-Correlation Technique in 90-nm CMOS

被引：5

作者：

Li, Jun ^{[1
]}

Kijsanayotin, Tissana ^{[1
]}

Buckwalter, James F. ^{[2
]}

机构：

[1] Univ Calif San Diego, Dept Elect & Comp Engn, La Jolla, CA 92093 USA

[2] Univ Calif Santa Barbara, Dept Elect & Comp Engn, Santa Barbara, CA 93106 USA

来源：

IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES | 2016年 / 64卷 / 07期

基金：

美国国家科学基金会;

关键词：

Barker code; intermediate frequency (IF) correlation; pulse compression radar (PCR); SPDT SWITCH; T/R SWITCH; TRANSCEIVER; TRANSMITTER; DESIGN;

D O I：

10.1109/TMTT.2016.2574983

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents a dual-mode intermediate frequency (IF) signal processing circuit for pulse compression radar (PCR) and symbol recovery. A half-duplex architecture is proposed to support modulation and demodulation of PCR signals. For data communication, the modulator and the demodulator support up to 3-Gb/s QPSK signal. For range sensing, the proposed IF correlation technique supports 1.5-GHz bandwidth (BW) and 3/5/7-b Barker codes for 10-cm range resolution. The circuit includes a high-linearity switch, a modulator, a reconfigurable demodulator/correlator, and an in-phase and quadrature clock signal generator. This proposed system is fabricated with 90-nm CMOS, and each channel can be configured to operate from 200 Mb/s to 1.5 Gb/s with different Barker codes. The maximum power consumption is 54 mW with 1.5-GHz BW (10 cm) in range sensing mode and 49 mW at a rate of 3 Gb/s in data communication mode.

引用

页码：2171 / 2183

页数：13

共 50 条

[21] Low-power-consuming 24-Gb/s multiplexer in 90-nm CMOS for optical transceivers
Rodoni, LC
Morf, T
Ellinger, F
von Büren, G
Jäckel, H
[J]. EDMO 2004: 12TH IEEE INTERNATIONAL SYMPOSIUM ON ELECTRON DEVICES FOR MICROWAVE AND OPTOELECTRONIC APPLICATIONS, 2004, : 48 - 51
[22] 2-to-1 selector IC in 90-nm CMOS technology operating up to 50 Gb/s
Yamamoto, T
Yamazaki, D
Horinaka, M
Onodera, H
[J]. 2004 IEEE CSIC SYMPOSIUM, TECHNICAL DIGEST 2004: 26TH ANNIVERSARY: COMPOUNDING YOUR CHIPS IN MONTEREY, 2004, : 243 - 246
[23] A 20-Gb/s Coaxial Cable Receiver Analog Front-End in 90-nm CMOS Technology
Park, Peter
Carusone, Anthony Chan
[J]. 2008 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE, 2008, : 225 - 228
[24] A 5-Gb/s 156-mW Transceiver with FFE/Analog Equalizer in 90-nm CMOS Technology
Wang Xinghua
Wang Zhengchen
Gui Xiaoyan
[J]. PROCEEDINGS OF THE 2015 4TH INTERNATIONAL CONFERENCE ON COMPUTER, MECHATRONICS, CONTROL AND ELECTRONIC ENGINEERING (ICCMCEE 2015), 2015, 37 : 833 - 839
[25] 5-10 Gb/s 70 mW Burst Mode AC Coupled Receiver in 90-nm CMOS
Hossain, Masum
Carusone, Anthony Chan
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2010, 45 (03) : 524 - 537
[26] Low power sampling latch for up to 25 Gb/s 2x oversampling CDR in 90-nm CMOS
von Bueren, G.
Rodoni, L.
Kromer, C.
Jaeckel, H.
Huber, A.
T., Morf
[J]. ESSCIRC 2006: PROCEEDINGS OF THE 32ND EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2006, : 106 - +
[27] 25-Gb/s 6.5-pJ/bit 90-nm CMOS-Driven Multimode Optical Link
Schow, Clint L.
Rylyakov, Alexander V.
Baks, Christian
Doany, Fuad E.
Kash, Jeff A.
[J]. IEEE PHOTONICS TECHNOLOGY LETTERS, 2012, 24 (10) : 824 - 826
[28] A 1-mW 12-Gb/s Continuous-Time Adaptive Passive Equalizer in 90-nm CMOS
Shin, Dong Hun
Jang, Ji Eun
O'Mahony, Frank
Yue, C. Patrick
[J]. PROCEEDINGS OF THE IEEE 2009 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2009, : 117 - +
[29] Design of a 25-Gb/s PAM-4 VCSEL Diode Driver with an Equalizer in 90-nm CMOS technology
Wu, Tsung-Yen
Jou, Jau-Ji
Shih, Tien-Tsorng
Chiang, Po-Jui
Wu, Yaw-Dung
[J]. 2019 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2019,
[30] Inductorless Broadband Transimpedance Amplifier for 25-Gb/s NRZ and 50-Gb/s PAM-4 Operations in a 90-nm CMOS Technology
Jou, Jau-Ji
Shih, Tien-Tsorng
Peng, Chih-Chen
Hsu, Hao-Wen
Ye, Xuan-Yi
[J]. JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2021, 21 (05) : 304 - 310

← 1 2 3 4 5 →