Vector replacement to improve static-test compaction for synchronous sequential circuits

被引:14
|
作者
Pomeranz, I [1 ]
Reddy, SM
机构
[1] Purdue Univ, Sch Elect & Comp Engn, W Lafayette, IN 47907 USA
[2] Univ Iowa, Dept Elect & Comp Engn, Iowa City, IA 52242 USA
关键词
static test compaction; synchronous sequential circuits;
D O I
10.1109/43.908476
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Static-test-compaction procedures for synchronous sequential circuits may saturate and be unable to further reduce the test-sequence length before the test length reaches its minimum value, resulting in test sequences that may be longer than necessary. We propose a method to take a static-compaction procedure out of saturation and allow it to continue reducing the test-sequence length. The proposed method is based on the replacement of test vectors in the test sequence every time the compaction procedure reaches saturation. Test-vector replacement is done such that the fault coverage of the sequence is maintained. Experimental results using an effective static-compaction procedure demonstrate that reductions in test length can be obtained by the proposed vector replacement method.
引用
收藏
页码:336 / 342
页数:7
相关论文
共 50 条
  • [31] Templates: A test generation procedure for synchronous sequential circuits
    Pomeranz, I
    Reddy, SM
    [J]. SIXTH ASIAN TEST SYMPOSIUM (ATS'97), PROCEEDINGS, 1997, : 74 - 79
  • [32] MIX: A test generation system for synchronous sequential circuits
    Lin, XJ
    Pomeranz, I
    Reddy, SM
    [J]. ELEVENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 1997, : 456 - 463
  • [33] An efficient test relaxation technique for synchronous sequential circuits
    El-Maleh, A
    Al-Utaibi, K
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2004, 23 (06) : 933 - 940
  • [34] An efficient test relaxation technique for synchronous sequential circuits
    El-Maleh, A
    Al-Utaibi, K
    [J]. 21ST IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2003, : 179 - 185
  • [35] Built-in test generation for synchronous sequential circuits
    Pomeranz, I
    Reddy, SM
    [J]. 1997 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN - DIGEST OF TECHNICAL PAPERS, 1997, : 421 - 426
  • [36] Test Pattern Selection and Compaction for Sequential Circuits in an HDL Environment
    Haghbayan, M. H.
    Karamati, S.
    Javaheri, F.
    Navabi, Z.
    [J]. 2010 19TH IEEE ASIAN TEST SYMPOSIUM (ATS 2010), 2010, : 53 - 56
  • [37] Static test compaction for multiple full-scan circuits
    Pomeranz, I
    Reddy, SM
    [J]. 21ST INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, PROCEEDINGS, 2003, : 393 - 396
  • [38] Static test compaction for circuits with multiple independent scan chains
    Pomeranz, Irith
    [J]. IET COMPUTERS AND DIGITAL TECHNIQUES, 2016, 10 (01): : 12 - 17
  • [39] Fast static compaction algorithms for sequential circuit test vectors
    Hsiao, MS
    Rudnick, EM
    Patel, JH
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 1999, 48 (03) : 311 - 322
  • [40] Fast algorithms for static compaction of sequential circuit test vectors
    Hsiao, MS
    Rudnick, EM
    Patel, JH
    [J]. 15TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1997, : 188 - 195