共 50 条
- [31] Templates: A test generation procedure for synchronous sequential circuits [J]. SIXTH ASIAN TEST SYMPOSIUM (ATS'97), PROCEEDINGS, 1997, : 74 - 79
- [32] MIX: A test generation system for synchronous sequential circuits [J]. ELEVENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 1997, : 456 - 463
- [34] An efficient test relaxation technique for synchronous sequential circuits [J]. 21ST IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2003, : 179 - 185
- [35] Built-in test generation for synchronous sequential circuits [J]. 1997 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN - DIGEST OF TECHNICAL PAPERS, 1997, : 421 - 426
- [36] Test Pattern Selection and Compaction for Sequential Circuits in an HDL Environment [J]. 2010 19TH IEEE ASIAN TEST SYMPOSIUM (ATS 2010), 2010, : 53 - 56
- [37] Static test compaction for multiple full-scan circuits [J]. 21ST INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, PROCEEDINGS, 2003, : 393 - 396
- [38] Static test compaction for circuits with multiple independent scan chains [J]. IET COMPUTERS AND DIGITAL TECHNIQUES, 2016, 10 (01): : 12 - 17
- [40] Fast algorithms for static compaction of sequential circuit test vectors [J]. 15TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1997, : 188 - 195