An ASIC implementation of low power and high throughput blowfish crypto algorithm

被引:17
|
作者
Kumar, P. Karthigai [1 ]
Baskaran, K. [2 ]
机构
[1] Karunya Univ, Dept Elect & Commun Engn, Coimbatore, Tamil Nadu, India
[2] Govt Coll Technol, Dept Comp Sci & Engn, Coimbatore, Tamil Nadu, India
关键词
ASIC; Blowfish; Cryptography; Encryption; Low power; Throughput; ENCRYPTION;
D O I
10.1016/j.mejo.2010.04.004
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Information security has always been important in all aspects of life. It can be all the more important as technology continues to control various operations in our day to day life. Cryptography provides a layer of security in cases, where the medium of transmission is susceptible to interception, by translating a message into a form that cannot be read by an unauthorized third party. Several software implementations of blowfish crypto algorithms are described in the literature, but few attempts have been made to describe hardware implementations. The ultimate objective of the research presented in this paper is to develop low-power, high-throughput, real-time, reliable and secure crypto algorithm, which can be achieved through hardware implementations. The blowfish crypto algorithm is prototyped in 130 nm custom integrated circuit. (C) 2010 Elsevier Ltd. All rights reserved.
引用
下载
收藏
页码:347 / 355
页数:9
相关论文
共 50 条
  • [1] The ASIC Implementation of SM3 Hash Algorithm for High Throughput
    Du, Xiaojing
    Li, Shuguo
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2016, E99A (07) : 1481 - 1487
  • [2] Development of an Improved Power-Throughput Blowfish Algorithm on FPGA
    Ahmad, Rafidah
    Abd Manaf, Asrulnizam
    Ismail, Widad
    2016 IEEE 12TH INTERNATIONAL COLLOQUIUM ON SIGNAL PROCESSING & ITS APPLICATIONS (CSPA), 2016, : 237 - 241
  • [3] A High-Throughput Cost-Effective ASIC Implementation of the AES Algorithm
    Cao, Qingfu
    Li, Shuguo
    2009 IEEE 8TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2009, : 805 - +
  • [4] Design and ASIC implementation of low memory high throughput reconfigurable LDPC decoder
    Luan, Zhi-Bin
    Pei, Yu-Kui
    Ge, Ning
    Dianzi Yu Xinxi Xuebao/Journal of Electronics and Information Technology, 2014, 36 (10): : 2287 - 2292
  • [5] Low Power ECC Implementation on ASIC
    Van-Lan Dao
    Van-Tinh Nguyen
    Van-Phuc Hoang
    ADVANCES IN INFORMATION AND COMMUNICATION TECHNOLOGY, 2017, 538 : 332 - 339
  • [6] Low power implementation of high throughput FIR filters
    Arslan, T
    Erdogan, AT
    2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL IV, PROCEEDINGS, 2002, : 373 - 376
  • [7] FPGA implementation and performance evaluation of a high throughput crypto coprocessor
    Soliman, Mostafa I.
    Abozaid, Ghada Y.
    JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 2011, 71 (08) : 1075 - 1084
  • [8] FPGA Implementation of Pipelined Blowfish Algorithm
    Chatterjee, Swagata Roy
    Majumder, Soham
    Pramanik, Bodhisatta
    Chakraborty, Mohuya
    2014 FIFTH INTERNATIONAL SYMPOSIUM ON ELECTRONIC SYSTEM DESIGN (ISED), 2014, : 208 - 209
  • [9] Design of a High Speed and Low Latency Crypto-processor ASIC
    Ali, Liakot
    Roy, Niranjan
    Faisal, Fazle Elahi
    Ali, Mohd Alauddin Mohd
    Aris, Ishak
    ICSE: 2008 IEEE INTERNATIONAL CONFERENCE ON SEMICONDUCTOR ELECTRONICS, PROCEEDINGS, 2008, : 96 - +
  • [10] A high speed ASIC implementation of the Rijndael algorithm
    Sever, R
    Ismailoglu, AN
    Tekmen, YC
    Askar, M
    2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2, PROCEEDINGS, 2004, : 541 - 544