An ASIC implementation of low power and high throughput blowfish crypto algorithm

被引:17
|
作者
Kumar, P. Karthigai [1 ]
Baskaran, K. [2 ]
机构
[1] Karunya Univ, Dept Elect & Commun Engn, Coimbatore, Tamil Nadu, India
[2] Govt Coll Technol, Dept Comp Sci & Engn, Coimbatore, Tamil Nadu, India
关键词
ASIC; Blowfish; Cryptography; Encryption; Low power; Throughput; ENCRYPTION;
D O I
10.1016/j.mejo.2010.04.004
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Information security has always been important in all aspects of life. It can be all the more important as technology continues to control various operations in our day to day life. Cryptography provides a layer of security in cases, where the medium of transmission is susceptible to interception, by translating a message into a form that cannot be read by an unauthorized third party. Several software implementations of blowfish crypto algorithms are described in the literature, but few attempts have been made to describe hardware implementations. The ultimate objective of the research presented in this paper is to develop low-power, high-throughput, real-time, reliable and secure crypto algorithm, which can be achieved through hardware implementations. The blowfish crypto algorithm is prototyped in 130 nm custom integrated circuit. (C) 2010 Elsevier Ltd. All rights reserved.
引用
下载
收藏
页码:347 / 355
页数:9
相关论文
共 50 条
  • [21] Efficient synthesis algorithm for low-power ASIC design
    Lee, HD
    Lee, JS
    Hyun, MH
    Hwang, SY
    ELECTRONICS LETTERS, 1996, 32 (22) : 2060 - 2062
  • [22] High throughput, low cost, fully pipelined architecture for AES crypto chip
    Iyer, Nalini C.
    Anandmohan, P. V.
    Poornaiah, D. V.
    Kulkarni, V. D.
    2006 ANNUAL IEEE INDIA CONFERENCE, 2006, : 340 - +
  • [23] PARTIALLY PIPELINED VLSI IMPLEMENTATION OF BLOWFISH ENCRYPTION/DECRYPTION ALGORITHM
    Karthigaikumar, P.
    Baskaran, K.
    INTERNATIONAL JOURNAL OF IMAGE AND GRAPHICS, 2010, 10 (03) : 327 - 341
  • [24] RETRACTED ARTICLE: Implementation of enhanced blowfish algorithm in cloud environment
    Venkata Koti Reddy Gangireddy
    Srihari Kannan
    Karthik Subburathinam
    Journal of Ambient Intelligence and Humanized Computing, 2021, 12 : 3999 - 4005
  • [25] Retraction Note to: Implementation of enhanced blowfish algorithm in cloud environment
    Venkata Koti Reddy Gangireddy
    Srihari Kannan
    Karthik Subburathinam
    Journal of Ambient Intelligence and Humanized Computing, 2023, 14 (Suppl 1) : 665 - 665
  • [26] Synchronous to asynchronous conversion -: A case study:: The blowfish algorithm implementation
    Alcântara, J
    Salomao, S
    Granja, E
    Alves, V
    França, F
    VLSI: SYSTEMS ON A CHIP, 2000, 34 : 173 - 180
  • [27] A low power VLSI implementation of distortion correction in image processing ASIC
    Mohankumar, M.
    Gopalakrishnan, V.
    Yasotha, S.
    INTERNATIONAL JOURNAL OF BIOMEDICAL ENGINEERING AND TECHNOLOGY, 2018, 27 (1-2) : 60 - 75
  • [28] FPGA Implementation of Retimed Low Power and High Throughput DCT Core Using NEDA
    Mankar, Abhishek
    Prasad, N.
    Das, Ansuman Diptisankar
    2013 STUDENTS CONFERENCE ON ENGINEERING AND SYSTEMS (SCES): INSPIRING ENGINEERING AND SYSTEMS FOR SUSTAINABLE DEVELOPMENT, 2013,
  • [29] Implementation of a reconfigurable ASIP for high throughput low power DFT/DCT/FIR engine
    Hassan, Hanan M.
    Mohammed, Karim
    Shalash, Ahmed F.
    EURASIP JOURNAL ON EMBEDDED SYSTEMS, 2012, Springer International Publishing (01)
  • [30] Design and Implementation of Low-power High-throughput PRNGs for Security Applications
    Paul, Bikram
    Goswami, Sushree Sila P.
    Khobragade, Apratim
    Dutt, Sunil
    Soumith, Javvaji Sai
    Trivedi, Gaurav
    2019 32ND INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2019 18TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID), 2019, : 535 - 536