FPGA Implementation of Pipelined Blowfish Algorithm

被引：5

作者：

Chatterjee, Swagata Roy ^{[1
]}

Majumder, Soham ^{[1
]}

Pramanik, Bodhisatta ^{[1
]}

Chakraborty, Mohuya ^{[2
]}

机构：

[1] Netaji Subhash Engn Coll, Dept ECE, Kolkata 700152, W Bengal, India

[2] Inst Engn & Management, Dept IT, Kolkata 700091, W Bengal, India

来源：

2014 FIFTH INTERNATIONAL SYMPOSIUM ON ELECTRONIC SYSTEM DESIGN (ISED) | 2014年

关键词：

Encryption; Blowfish; Pipeline; Feistal Network;

D O I：

10.1109/ISED.2014.51

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Objective of this paper is to enhance the throughput of Blowfish block cipher by designing a pipelined architecture of the same followed by implementation and evaluation of its performance in Field Programmable Gate Array. The proposed architecture was implemented by using Verilog HDL and was synthesized, placed and routed in Spartan3E chip XC3s500e-5fg320 using ISE Design Suite 12.1. Performance analysis of the proposed pipelined design shows a throughput of 6.3 Gbps as compared to 588.255 Mbps for non-pipelined design.

引用

页码：208 / 209

页数：2

共 50 条

[1] PARTIALLY PIPELINED VLSI IMPLEMENTATION OF BLOWFISH ENCRYPTION/DECRYPTION ALGORITHM
Karthigaikumar, P.
Baskaran, K.
[J]. INTERNATIONAL JOURNAL OF IMAGE AND GRAPHICS, 2010, 10 (03) : 327 - 341
[2] Implementation of a parallel and pipelined watershed algorithm on FPGA
Trieu, Dang Ba Khac
Maruyama, Tsutomu
[J]. 2006 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, 2006, : 561 - 566
[3] FPGA Implementation of Pipelined Architecture For SPIHT Algorithm
Vanaja, R.
Praba, N. Lakshmi
[J]. 2013 IEEE INTERNATIONAL CONFERENCE ON EMERGING TRENDS IN COMPUTING, COMMUNICATION AND NANOTECHNOLOGY (ICE-CCN'13), 2013, : 456 - 461
[4] A PIPELINED BASED FPGA IMPLEMENTATION OF A GENETIC ALGORITHM
Thirer, Nonel
[J]. ECTA 2011/FCTA 2011: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON EVOLUTIONARY COMPUTATION THEORY AND APPLICATIONS AND INTERNATIONAL CONFERENCE ON FUZZY COMPUTATION THEORY AND APPLICATIONS, 2011, : 343 - 345
[5] AN IMPLEMENTATION OF DATA ENCRYPTION FOR INTERNET OF THINGS USING BLOWFISH ALGORITHM ON FPGA
Prasetyo, Kurniawan Nur
Purwanto, Yudha
Darlis, Denny
[J]. 2014 2ND INTERNATIONAL CONFERENCE ON INFORMATION AND COMMUNICATION TECHNOLOGY (ICOICT), 2014,
[6] A Pipelined FPGA Implementation of an Encryption Algorithm based on Genetic Algorithm
Thirer, Nonel
[J]. MACHINE INTELLIGENCE AND BIO-INSPIRED COMPUTATION: THEORY AND APPLICATIONS VII, 2013, 8751
[7] A novel FPGA architectural implementation of pipelined thinning algorithm
Hsiao, PY
Hua, CH
Lin, CC
[J]. 2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2, PROCEEDINGS, 2004, : 593 - 596
[8] Implementation of Pipelined Hardware Architecture for AES Algorithm using FPGA
Kumar, J. Senthil
Mahalakshmi, C.
[J]. 2014 INTERNATIONAL CONFERENCE ON COMMUNICATION AND NETWORK TECHNOLOGIES (ICCNT), 2014, : 260 - 264
[9] An Extremely Pipelined FPGA Implementation of a Lossy Hyperspectral Image Compression Algorithm
Bascones, Daniel
Gonzalez, Carlos
Mozos, Daniel
[J]. IEEE TRANSACTIONS ON GEOSCIENCE AND REMOTE SENSING, 2020, 58 (10): : 7435 - 7447
[10] An ultra-high throughput and fully pipelined implementation of AES algorithm on FPGA
Soltani, Abolfazl
Sharifian, Saeed
[J]. MICROPROCESSORS AND MICROSYSTEMS, 2015, 39 (07) : 480 - 493

← 1 2 3 4 5 →