FPGA Implementation of Pipelined Blowfish Algorithm

被引：5

作者：

Chatterjee, Swagata Roy ^{[1
]}

Majumder, Soham ^{[1
]}

Pramanik, Bodhisatta ^{[1
]}

Chakraborty, Mohuya ^{[2
]}

机构：

[1] Netaji Subhash Engn Coll, Dept ECE, Kolkata 700152, W Bengal, India

[2] Inst Engn & Management, Dept IT, Kolkata 700091, W Bengal, India

来源：

2014 FIFTH INTERNATIONAL SYMPOSIUM ON ELECTRONIC SYSTEM DESIGN (ISED) | 2014年

关键词：

Encryption; Blowfish; Pipeline; Feistal Network;

D O I：

10.1109/ISED.2014.51

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Objective of this paper is to enhance the throughput of Blowfish block cipher by designing a pipelined architecture of the same followed by implementation and evaluation of its performance in Field Programmable Gate Array. The proposed architecture was implemented by using Verilog HDL and was synthesized, placed and routed in Spartan3E chip XC3s500e-5fg320 using ISE Design Suite 12.1. Performance analysis of the proposed pipelined design shows a throughput of 6.3 Gbps as compared to 588.255 Mbps for non-pipelined design.

引用

下载

页码：208 / 209

页数：2

共 50 条

[41] An ASIC implementation of low power and high throughput blowfish crypto algorithm
Kumar, P. Karthigai
Baskaran, K.
MICROELECTRONICS JOURNAL, 2010, 41 (06) : 347 - 355
[42] The Design and Implementation of Passwords Management System Based on Blowfish Cryptographic Algorithm
Wang, Mingyan
Que, Yanwen
2009 INTERNATIONAL FORUM ON COMPUTER SCIENCE-TECHNOLOGY AND APPLICATIONS, VOL 2, PROCEEDINGS, 2009, : 24 - +
[43] Automation Schemes for FPGA Implementation of Wave-Pipelined Circuits
Seetharaman, G.
Venkataramani, B.
ACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS, 2009, 2 (02)
[44] FPGA Implementation of Pipelined CORDIC for Digital Demodulation in FMCW Radar
Mandal, Amritakar
Mishra, Rajesh
INFOCOMMUNICATIONS JOURNAL, 2013, 5 (02): : 17 - 23
[45] A Pipelined and Scalable Dataflow Implementation of Convolutional Neural Networks on FPGA
Bacis, Marco
Natale, Giuseppe
Del Sozzo, Emanuele
Santambrogio, Marco Domenico
2017 IEEE INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM WORKSHOPS (IPDPSW), 2017, : 90 - 97
[46] Aizup - A pipelined processor design and implementation on XILINX FPGA chip
Li, YM
Chu, WM
IEEE SYMPOSIUM ON FPGAS FOR CUSTOM COMPUTING MACHINES, PROCEEDINGS, 1996, : 98 - 106
[47] High Throughput Pipelined Implementation Of Pulse Width Modulation On FPGA
Nandagopal, V.
Manikandan, M.
2013 INTERNATIONAL CONFERENCE ON CURRENT TRENDS IN ENGINEERING AND TECHNOLOGY (ICCTET), 2013, : 239 - 241
[48] FPGA implementation of pipelined architecture for optical imaging distortion correction
Qiang, Lin
Allinson, Nigel M.
2006 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS DESIGN AND IMPLEMENTATION, 2006, : 182 - 187
[49] Hardware implementation of blowfish algorithm for the secure data transmission in Internet of Things
Suresh, Manju
Neema, M.
1ST GLOBAL COLLOQUIUM ON RECENT ADVANCEMENTS AND EFFECTUAL RESEARCHES IN ENGINEERING, SCIENCE AND TECHNOLOGY - RAEREST 2016, 2016, 25 : 248 - 255
[50] RETRACTED: Implementation of enhanced blowfish algorithm in cloud environment (Retracted Article)
Gangireddy, Venkata Koti Reddy
Kannan, Srihari
Subburathinam, Karthik
JOURNAL OF AMBIENT INTELLIGENCE AND HUMANIZED COMPUTING, 2021, 12 (03) : 3999 - 4005

← 1 2 3 4 5 →