FPGA Implementation of Pipelined Blowfish Algorithm

被引：5

作者：

Chatterjee, Swagata Roy ^{[1
]}

Majumder, Soham ^{[1
]}

Pramanik, Bodhisatta ^{[1
]}

Chakraborty, Mohuya ^{[2
]}

机构：

[1] Netaji Subhash Engn Coll, Dept ECE, Kolkata 700152, W Bengal, India

[2] Inst Engn & Management, Dept IT, Kolkata 700091, W Bengal, India

来源：

2014 FIFTH INTERNATIONAL SYMPOSIUM ON ELECTRONIC SYSTEM DESIGN (ISED) | 2014年

关键词：

Encryption; Blowfish; Pipeline; Feistal Network;

D O I：

10.1109/ISED.2014.51

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Objective of this paper is to enhance the throughput of Blowfish block cipher by designing a pipelined architecture of the same followed by implementation and evaluation of its performance in Field Programmable Gate Array. The proposed architecture was implemented by using Verilog HDL and was synthesized, placed and routed in Spartan3E chip XC3s500e-5fg320 using ISE Design Suite 12.1. Performance analysis of the proposed pipelined design shows a throughput of 6.3 Gbps as compared to 588.255 Mbps for non-pipelined design.

引用

下载

页码：208 / 209

页数：2

共 50 条

[21] Blowfish Algorithm Implementation on Electronic Data in a Communication Network
Cordova, Ronald S.
Maata, Rolou Lyn R.
Halibas, Alrence S.
2019 INTERNATIONAL CONFERENCE ON ELECTRICAL AND COMPUTING TECHNOLOGIES AND APPLICATIONS (ICECTA), 2019,
[22] ASIC Implementation of Pipelined Blowfish Cryptographic Core in 0.13 μm CMOS Process Technology
Beron, Blesshe Mae B.
Duhaylungsod, Varrie T.
Jimenez, Kister Genesis
Hora, Jefferson
Calimpusan, Re-Ann Cristine O.
Gerasta, Olga Joy
2019 IEEE 11TH INTERNATIONAL CONFERENCE ON HUMANOID, NANOTECHNOLOGY, INFORMATION TECHNOLOGY, COMMUNICATION AND CONTROL, ENVIRONMENT, AND MANAGEMENT (HNICEM), 2019,
[23] Design and Implementation of Blowfish Algorithm using Reconfigurable Platform
Nalawade, Shraphalya B.
Gawali, Dhanashri H.
2017 INTERNATIONAL CONFERENCE ON RECENT INNOVATIONS IN SIGNAL PROCESSING AND EMBEDDED SYSTEMS (RISE), 2017, : 479 - 484
[24] Implementation of Low-Energy LSTM with Parallel and Pipelined Algorithm in Small-Scale FPGA
Yoshimura, Ukyo
Inoue, Toshiyuki
Tsuchiya, Akira
Kishine, Keiji
2021 INTERNATIONAL CONFERENCE ON ELECTRONICS, INFORMATION, AND COMMUNICATION (ICEIC), 2021,
[25] HIGH THROUGHPUT PIPELINED FPGA IMPLEMENTATION OF THE NEW SHA-3 CRYPTOGRAPHIC HASH ALGORITHM
Athanasiou, George S.
Makkas, George-Paris
Theodoridis, Georgios
2014 6TH INTERNATIONAL SYMPOSIUM ON COMMUNICATIONS, CONTROL AND SIGNAL PROCESSING (ISCCSP), 2014, : 538 - 541
[26] Scalable Pipelined CORDIC Architecture Design and Implementation in FPGA
Adiono, Trio
Purba, Randy Saut
2009 INTERNATIONAL CONFERENCE ON ELECTRICAL ENGINEERING AND INFORMATICS, VOLS 1 AND 2, 2009, : 628 - 631
[27] Pipelined Architecture for Discrete Wavelet Transform Implementation on FPGA
Bahoura, Mohammed
Ezzaidi, Hassan
2010 INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2010, : 459 - 462
[28] An FPGA implementation of pipelined multiplicative division with IEEE Rounding
Goldberg, Ronen
Even, Guy
Seidel, Peter-M.
FCCM 2007: 15TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS, 2007, : 185 - +
[29] FPGA Implementation of Fully Pipelined Advanced Encryption Standard
Naidu, A. P. Anusha
Joshi, Poorvi K.
2015 INTERNATIONAL CONFERENCE ON COMMUNICATIONS AND SIGNAL PROCESSING (ICCSP), 2015, : 649 - 653
[30] RETRACTED ARTICLE: Implementation of enhanced blowfish algorithm in cloud environment
Venkata Koti Reddy Gangireddy
Srihari Kannan
Karthik Subburathinam
Journal of Ambient Intelligence and Humanized Computing, 2021, 12 : 3999 - 4005

← 1 2 3 4 5 →