Quality Tunable Approximate Adder for Low Energy Image Processing Applications

被引:0
|
作者
Jha, Chandan Kumar [1 ]
Nandi, Ankita [1 ]
Mekie, Joycee [1 ]
机构
[1] Indian Inst Technol Gandhinagar, Dept Elect Engn, Ahmadabad, Gujarat, India
关键词
approximate computing; bounded error; runtime configurability; bit-tunability; image processing; approximate adders;
D O I
10.1109/icecs46596.2019.8965205
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, we present energy-efficient Tunable Approximate Adders (TAAs) based on power-gating. We propose two TAA designs: TAA1 and TAA2. TAAs are runtime configurable and are bit-tunable to support varying degrees of approximation with maximum bounded error. TAA designs have been implemented using UMC 65nm technology. On average, a single-bit TAA1 and TAA2 consume 15% and 47% lesser energy as compared to a single-bit exact mirror adder respectively. TAA1 is relatively lesser erroneous but consumes more energy as compared to TAA2. We also applied TAA1 and TAA2 on image processing applications: image addition, mean filtering and Laplacian filtering on multiple images. We have studied the trade-off between energy consumption and output quality by varying the number of approximate bits for the aforementioned applications. For TAA1 at 4-bit approximation, the average PSNR and average SSIM were 32.79 and 0.875 respectively with an energy saving of 6.67%. For TAA2 at 4-bit approximation, the average PSNR and average SSIM were 28.37 and 0.88 respectively with an energy saving of 28.9%.
引用
收藏
页码:642 / 645
页数:4
相关论文
共 50 条
  • [1] A low power and high speed approximate adder for image processing applications
    Narmadha, G.
    Deivasigamani, S.
    Balasubadra, K.
    Selvaraj, M.
    [J]. JOURNAL OF ENGINEERING RESEARCH, 2022, 10 (1A): : 150 - 160
  • [2] Low-power and low-energy CNFET-based approximate full adder cell for image processing applications
    Mehrabani, Yavar Safaei
    Maleknejad, Mojtaba
    Rostami, Danial
    Uoosefian, Hamid Reza
    [J]. CIRCUIT WORLD, 2022, : 397 - 412
  • [3] An error efficient and low complexity approximate multi-bit adder for image processing applications
    Priyadharshni, M.
    Raj Gupta, Antra
    Nithish Kumar, V.
    Kumaravel, S.
    [J]. INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2021, 49 (08) : 2373 - 2381
  • [4] Design of a Low Power Approximate Adder based on Magnetic Tunnel Junction for Image Processing Applications
    Monga, Kanika
    Chaturvedi, Nitin
    Gurunarayanan, S.
    [J]. 2021 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATIONS (VLSI-TSA), 2021,
  • [5] A High-Speed and Power-Efficient Approximate Adder for Image Processing Applications
    Kumar, Uppugunduru Anil
    Sahith, G.
    Chatterjee, Sumit K.
    Ahmed, Syed Ershad
    [J]. JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2022, 31 (03)
  • [6] Energy-Efficient Gaussian Filter for Image Processing Using Approximate Adder Circuits
    Oliveira Julio, R.
    Soares Leonardo, B.
    Costa, E. A. C.
    Bampi, Sergio
    [J]. 2015 IEEE CONFERENCE ON ELECTRONICS, CIRCUITS, AND SYSTEMS (ICECS), 2015, : 450 - 453
  • [7] High-performance and low-energy approximate full adder design for error-resilient image processing
    Shahrokhi, Seyed Hossein
    Hosseinzadeh, Mehdi
    Reshadi, Midia
    Gorgin, Saeid
    [J]. INTERNATIONAL JOURNAL OF ELECTRONICS, 2022, 109 (06) : 1059 - 1079
  • [8] An Energy and Quality Efficient MTJ/FinFET Approximate 5:2 Compressor for Image Processing Applications
    Siahkal-Mahalle, Behrang Hadian
    Mazloum, Jalil
    [J]. SPIN, 2023, 13 (03)
  • [9] Energy- and Quality-Efficient Approximate Multipliers for Neural Network and Image Processing Applications
    Ahmadinejad, Mohammad
    Moaiyeri, Mohammad Hosein
    [J]. IEEE TRANSACTIONS ON EMERGING TOPICS IN COMPUTING, 2022, 10 (02) : 1105 - 1116
  • [10] Approximate Full Adders for Energy Efficient Image Processing Applications
    Parameshwara, M. C.
    [J]. JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2021, 30 (13)