Design of a Low Power Approximate Adder based on Magnetic Tunnel Junction for Image Processing Applications

被引:0
|
作者
Monga, Kanika [1 ]
Chaturvedi, Nitin [1 ]
Gurunarayanan, S. [1 ]
机构
[1] Birla Inst Technol & Sci, Dept Elect & Elect Engn, Pilani, Rajasthan, India
关键词
D O I
10.1109/VLSI-TSA51926.2021.9440080
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
With the growth of big data applications such as voice/speech recognition, data mining, and computer vision, conventional computing system faces significant challenges. The increasing computational complexity and large data set results in large power consumption. To address this challenge, we propose to combine the benefits of approximate and in-memory computing which effectively reduces power consumption without any significant impact on the output. In this work, a low power approximate adder based on non-volatile memory element (Magnetic Tunnel Junction (MTJ)) is designed for a wide range of applications. Furthermore, the proposed approximate adder is demonstrated to perform edge detection on a 512x512 image using the Sobel Edge Detection Algorithm. The effect on the quality of image using metrics like mean square error (MSE), peak signal to noise ratio (PSNR), and structural similarity index (SSIM) are also investigated.
引用
收藏
页数:2
相关论文
共 50 条
  • [1] A low power and high speed approximate adder for image processing applications
    Narmadha, G.
    Deivasigamani, S.
    Balasubadra, K.
    Selvaraj, M.
    [J]. JOURNAL OF ENGINEERING RESEARCH, 2022, 10 (1A): : 150 - 160
  • [2] Quality Tunable Approximate Adder for Low Energy Image Processing Applications
    Jha, Chandan Kumar
    Nandi, Ankita
    Mekie, Joycee
    [J]. 2019 26TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS), 2019, : 642 - 645
  • [3] Low-power and low-energy CNFET-based approximate full adder cell for image processing applications
    Mehrabani, Yavar Safaei
    Maleknejad, Mojtaba
    Rostami, Danial
    Uoosefian, Hamid Reza
    [J]. CIRCUIT WORLD, 2022, : 397 - 412
  • [4] Design of low power fast full adder using Domino Logic based on magnetic tunnel junction (MTJ) and memristor
    Parvizi, Pooria
    Sabbaghi-Nadooshan, Reza
    Tavakoli, Mohammad Bagher
    [J]. INGENIERIA UC, 2020, 27 (03): : 282 - 293
  • [5] A High-Speed and Power-Efficient Approximate Adder for Image Processing Applications
    Kumar, Uppugunduru Anil
    Sahith, G.
    Chatterjee, Sumit K.
    Ahmed, Syed Ershad
    [J]. JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2022, 31 (03)
  • [6] Microstructure Processing and Micromagnetic Simulations of Magnetic Tunnel Junction based Low Power Magnetic Memories
    Chakraverty, Mayank
    Kittur, Harish M.
    [J]. 2014 ANNUAL INTERNATIONAL CONFERENCE ON EMERGING RESEARCH AREAS: MAGNETICS, MACHINES AND DRIVES (AICERA/ICMMD), 2014,
  • [7] A Low-Power Configurable Adder for Approximate Applications
    Yang, Tongxin
    Ukezono, Tomoaki
    Sato, Toshinori
    [J]. 2018 19TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED), 2018, : 347 - 352
  • [8] An error efficient and low complexity approximate multi-bit adder for image processing applications
    Priyadharshni, M.
    Raj Gupta, Antra
    Nithish Kumar, V.
    Kumaravel, S.
    [J]. INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2021, 49 (08) : 2373 - 2381
  • [9] A low leakage TG-CNTFET-based inexact full adder for low power image processing applications
    Goyal, Candy
    Ubhi, Jagpal Singh
    Raj, Balwinder
    [J]. INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2019, 47 (09) : 1446 - 1458
  • [10] Design and Applications of Magnetic Tunnel Junction Based Logic Circuits
    Mahmoudi, Hiwa
    Windbacher, Thomas
    Sverdlov, Viktor
    Selberherr, Siegfried
    [J]. 2013 9TH CONFERENCE ON PH. D. RESEARCH IN MICROELECTRONICS AND ELECTRONICS (PRIME 2013), 2013, : 157 - 160