共 50 条
- [31] A Low Power Approach to Floating Point Adder Design for DSP Applications [J]. Journal of VLSI signal processing systems for signal, image and video technology, 2001, 27 : 195 - 213
- [32] A low power approach to floating point adder design for DSP applications [J]. JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2001, 27 (03): : 195 - 213
- [35] Design of Approximate Subtractors and Dividers for Error Tolerant Image Processing Applications [J]. Journal of Electronic Testing, 2019, 35 : 901 - 907
- [36] Design of Approximate Subtractors and Dividers for Error Tolerant Image Processing Applications [J]. JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2019, 35 (06): : 901 - 907
- [37] Energy Efficient Approximate Multiplier Design for Image/Video Processing Applications [J]. 2021 IEEE INTERNATIONAL SYMPOSIUM ON SMART ELECTRONIC SYSTEMS (ISES 2021), 2021, : 210 - 215
- [38] Design and Analysis of FinFET based CSCPAL Low Power Adder [J]. 2019 IEEE INTERNATIONAL SYMPOSIUM ON SMART ELECTRONIC SYSTEMS (ISES 2019), 2019, : 139 - 144
- [39] Approximate Adder Generation for Image Processing Using Convolutional Neural Network [J]. 2018 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2018, : 38 - 39