Quality Tunable Approximate Adder for Low Energy Image Processing Applications

被引:0
|
作者
Jha, Chandan Kumar [1 ]
Nandi, Ankita [1 ]
Mekie, Joycee [1 ]
机构
[1] Indian Inst Technol Gandhinagar, Dept Elect Engn, Ahmadabad, Gujarat, India
关键词
approximate computing; bounded error; runtime configurability; bit-tunability; image processing; approximate adders;
D O I
10.1109/icecs46596.2019.8965205
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, we present energy-efficient Tunable Approximate Adders (TAAs) based on power-gating. We propose two TAA designs: TAA1 and TAA2. TAAs are runtime configurable and are bit-tunable to support varying degrees of approximation with maximum bounded error. TAA designs have been implemented using UMC 65nm technology. On average, a single-bit TAA1 and TAA2 consume 15% and 47% lesser energy as compared to a single-bit exact mirror adder respectively. TAA1 is relatively lesser erroneous but consumes more energy as compared to TAA2. We also applied TAA1 and TAA2 on image processing applications: image addition, mean filtering and Laplacian filtering on multiple images. We have studied the trade-off between energy consumption and output quality by varying the number of approximate bits for the aforementioned applications. For TAA1 at 4-bit approximation, the average PSNR and average SSIM were 32.79 and 0.875 respectively with an energy saving of 6.67%. For TAA2 at 4-bit approximation, the average PSNR and average SSIM were 28.37 and 0.88 respectively with an energy saving of 28.9%.
引用
收藏
页码:642 / 645
页数:4
相关论文
共 50 条
  • [41] Hardware Efficient Approximate Multiplier Architecture for Image Processing Applications
    Chandaka, Shravani
    Narayanam, Balaji
    [J]. JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2022, 38 (02): : 217 - 230
  • [42] Hardware Efficient Approximate Multiplier Architecture for Image Processing Applications
    Shravani Chandaka
    Balaji Narayanam
    [J]. Journal of Electronic Testing, 2022, 38 : 217 - 230
  • [43] Low power and area efficient error tolerant adder for image processing application
    Priyadharshni, M.
    Kumaravel, Sundaram
    [J]. INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2020, 48 (05) : 696 - 708
  • [44] Carry based approximate full adder for low power approximate computing
    Ramasamy, Manickam
    Narmadha, G.
    Deivasigamani, S.
    [J]. 2019 7TH INTERNATIONAL CONFERENCE ON SMART COMPUTING & COMMUNICATIONS (ICSCC), 2019, : 188 - 191
  • [45] Approximate Conditional Carry Adder for Error Tolerant Applications
    Roy, Avishek Sinha
    Prasad, N.
    Dhar, Anindya Sundar
    [J]. 2016 20TH INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AND TEST (VDAT), 2016,
  • [46] A Secure Tunable-Precision Architecture for Image Processing Applications
    Nayak, Ankita Manjunath
    Vemuri, Ranga
    [J]. 2018 IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS (ICCE), 2018,
  • [47] Approximate Circuits in Low-Power Image and Video Processing: The Approximate Median Filter
    Sekanina, Lukas
    Vasicek, Zdenek
    Mrazek, Vojtech
    [J]. RADIOENGINEERING, 2017, 26 (03) : 623 - 632
  • [48] A survey on quality-assurance approximate stream processing and applications
    Wei, Xiaohui
    Liu, Yuanyuan
    Wang, Xingwang
    Sun, Bingyi
    Gao, Shang
    Rokne, Jon
    [J]. FUTURE GENERATION COMPUTER SYSTEMS-THE INTERNATIONAL JOURNAL OF ESCIENCE, 2019, 101 : 1062 - 1080
  • [49] Energy Efficient Low Complexity Inexact Adder for Error Tolerant Applications
    Guduru, Tharun Kumar
    Kumar, Avula Manoj
    Esakki, Papanasam
    Nagarajan, Manikandan
    [J]. 2021 5TH INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS, COMMUNICATION, COMPUTER TECHNOLOGIES AND OPTIMIZATION TECHNIQUES (ICEECCOT), 2021, : 558 - 561
  • [50] Area-efficient parallel adder with faithful approximation for image and signal processing applications
    Palanisamy, Gnanambikai
    Natarajan, Vijeyakumar Krishnasamy
    Sundaram, Kalaiselvi
    [J]. IET IMAGE PROCESSING, 2019, 13 (13) : 2587 - 2594