Reliability evaluations for board-level chip-scale packages under coupled power and thermal cycling test conditions

被引:3
|
作者
Wang, Tong Hong [1 ,2 ]
Lai, Yi-Shao [2 ]
Lin, Yu-Cheng [1 ]
机构
[1] Natl Cheng Kung Univ, Dept Engn Sci, Tainan 70101, Taiwan
[2] Adv Semicond Engn Inc, Cent Labs, Kaohsiung 811, Taiwan
关键词
D O I
10.1016/j.microrel.2007.02.011
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
To evaluate conjointly the effects of ambient temperature fluctuation and operation bias on the reliability of board-level electronic packages, a coupled power and thermal cycling test has been proposed. In this study, the sequential thermal-mechanical coupling analysis, which solves in turn the transient temperature field and subsequent thermomechanical deformations, is performed to investigate thermal characteristics along with fatigue reliability of board-level thin-profile fine-pitch ball grid array chip-scale packages under coupled power and thermal cycling test conditions. Effects of different power cycling durations are studied. A pure thermal cycling condition is also examined and compared. Numerical results indicate that, for the coupled power and thermal cycling test, a shorter power cycling duration in general leads to a shorter fatigue life. However, the temperature compensation effect elongates the fatigue life under certain power cycling durations. (c) 2007 Published by Elsevier Ltd.
引用
收藏
页码:132 / 139
页数:8
相关论文
共 50 条
  • [41] Board-level drop reliability performance before and after thermal cycling aging
    Pang, John H. L.
    Xu, Luhua
    IPACK 2007: PROCEEDINGS OF THE ASME INTERPACK CONFERENCE 2007, VOL 2, 2007, : 173 - 178
  • [42] Drop test reliability of wafer level chip scale packages
    Alajoki, M
    Nguyen, L
    Kivilahti, J
    55TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, VOLS 1 AND 2, 2005 PROCEEDINGS, 2005, : 637 - 644
  • [43] Investigation of electromigration reliability of redistribution lines in wafer-level chip-scale packages
    Kao, Chin-Li
    Chen, Tei-Chen
    Lai, Yi-Shao
    Chiu, Ying-Ta
    MICROELECTRONICS RELIABILITY, 2014, 54 (11) : 2471 - 2478
  • [44] Board Level Reliability of Wafer Level Chip Scale Packages With Copper Post Technology
    Jacobe, April B.
    Lomibao, Pinky B.
    Jackson, John
    IEMT 2006: 31ST INTERNATIONAL CONFERENCE ON ELECTRONICS MANUFACTURING AND TECHNOLOGY, 2006, : 155 - 161
  • [45] Effect of Parametric Randomness on Reliability Analysis of Wafer-Level Chip-Scale Packages
    Wu, Wen-Fang
    Hsu, Teng-Kai
    Su, Chih-Yen
    Chen, Yao-Chung
    Hsu, Yao
    2008 EMAP CONFERENCE PROCEEDINGS, 2008, : 297 - +
  • [46] Evaluation on influencing factors of board-level drop reliability for chip scale packages (Fine-Pitch ball grid array)
    Chong, Desmond Y. R.
    Che, F. X.
    Pang, John H. L.
    Xu, Luhua
    Xiong, B. S.
    Toh, H. J.
    Lim, B. K.
    IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2008, 31 (01): : 66 - 75
  • [47] Investigating effect of unfilled underfills on board level solder joint reliability of area array packages under drop test and thermal cycling test
    Ibe, ES
    Loh, KI
    Luan, JE
    Tee, TY
    PROCEEDINGS OF THE 7TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, VOLS. 1 AND 2, 2005, : 579 - 583
  • [48] Optimization of thermomechanical reliability of board-level flip-chip packages implemented with organic or silicon substrates
    Wang, Tong Hong
    Lai, Yi-Shao
    IEEE TRANSACTIONS ON ELECTRONICS PACKAGING MANUFACTURING, 2008, 31 (02): : 174 - 179
  • [49] Reliability study of board-level lead-free interconnections under sequential thermal cycling and drop impact
    Zhang, Bo
    Ding, Han
    Sheng, Xinjun
    MICROELECTRONICS RELIABILITY, 2009, 49 (05) : 530 - 536
  • [50] A Comprehensive Analysis of the Thermal Cycling Reliability of Lead-Free Chip Scale Package Assemblies with Various Reworkable Board-Level Polymeric Reinforcement Strategies
    Shi, Hongbin
    Tian, Cuihua
    Yu, Daquan
    Ueda, Toshitsugu
    2012 13TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING (ICEPT-HDP 2012), 2012, : 958 - 969