Advertiser Elevator: A Fault Tolerant Routing Algorithm for Partially Connected 3D Network-on-Chips

被引:0
|
作者
Taheri, Ebadollah [1 ]
Isakov, Mihailo [1 ]
Patooghy, Ahmad [1 ]
Kinsy, Michel A. [1 ]
机构
[1] Boston Univ, ASCS Lab, Dept Elect & Comp Engn, Boston, MA 02215 USA
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, we propose an adaptive routing algorithm for vertically partially connected 3D NoCs to (1) overcome failures in vertical links, and (2) find the nearest available vertical link for rerouting of packets. To track the position of each vertical link and distance to the other nodes, the proposed routing algorithm, named Advertiser Elevator, indexes each vertical link and implements a mechanism for announcing and sharing these indexes with the other nodes of the network. Packets are routed toward the nearest vertical link based on received indexes. The routing algorithm tolerates vertical link failures by interpreting the absence of index messages from a vertical link node as a link failure at the node. Packets are rerouted around failed links based on collected messages. The performance of the Advertiser Elevator routing algorithm is evaluated using the Access Noxim NoC simulator under different network congestion levels and fault rates. The results show that the proposed routing algorithm (1) is able to deliver packets as long as there are at least four live vertical links in the network (e.g., corner links) and (2) improves the average network latency by 15% over the well-known Elevator-First routing algorithm.
引用
收藏
页码:136 / 139
页数:4
相关论文
共 50 条
  • [21] ACO approach in Static Routing for Network-on-Chips with 3D Mesh Topology
    Silva Junior, Luneque
    Nedjah, Nadia
    Mourelle, Luiza de Macedo
    2013 IEEE 4TH LATIN AMERICAN SYMPOSIUM ON CIRCUITS AND SYSTEMS (LASCAS), 2013,
  • [22] A Simple and Effective Evaluation Method for Fault-Tolerant Routing Methods in Network-on-Chips
    Kurokawa, Yota
    Fukushi, Masaru
    JOURNAL OF ADVANCES IN INFORMATION TECHNOLOGY, 2023, 14 (05) : 876 - 882
  • [23] A Fault-tolerant Routing Method for 2D-torus Network-on-Chips Based on Bus Functions
    Tomita, Taiki
    Kurokawa, Yota
    Fukushi, Masaru
    PROCEEDINGS OF ISCIT 2021: 2021 20TH INTERNATIONAL SYMPOSIUM ON COMMUNICATIONS AND INFORMATION TECHNOLOGIES (ISCIT), 2021, : 123 - 128
  • [24] A Fault-tolerant Routing Method for 2D-mesh Network-on-Chips Based on Components of a Router
    Jojima, Yoshiki
    Fukushi, Masaru
    2016 IEEE 5TH GLOBAL CONFERENCE ON CONSUMER ELECTRONICS, 2016,
  • [25] A Runtime Fault-Tolerant Routing Scheme for Partially Connected 3D Networks-on-Chip
    Coelho, Alexandre
    Charif, Amir
    Zergainoh, Nacer-Eddine
    Velazco, Raoul
    2018 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI AND NANOTECHNOLOGY SYSTEMS (DFT), 2018,
  • [26] An automated fault-tolerant route discovery with congestion control using TFRF model for 3D network-on-chips
    Tyagi, Sapna
    Agarwal, Amit
    Avasthi, Vinay
    Maheshwari, Piyush
    INTERNATIONAL JOURNAL OF COMMUNICATION NETWORKS AND DISTRIBUTED SYSTEMS, 2020, 24 (01) : 83 - 105
  • [27] Calculation of delivery rate in fault-tolerant network-on-chips
    Wang, Junshi
    Huang, Letian
    Li, Guangjun
    Jantsch, Axel
    ELECTRONICS LETTERS, 2016, 52 (07) : 546 - 547
  • [28] Vulnerability assessment of fault-tolerant optical network-on-chips
    Abdollahi, Meisam
    Mohammadi, Siamak
    JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 2020, 145 : 140 - 159
  • [29] Adaptive Bandwidth Router for 3D Network-on-Chips
    Friederich, Stephanie
    Lehmann, Niclas
    Becker, Juergen
    APPLIED RECONFIGURABLE COMPUTING, ARC 2016, 2016, : 352 - 360
  • [30] Adaptive data compression on 3D Network-on-Chips
    He, Yuan
    Matsutani, Hiroki
    Sasaki, Hiroshi
    Nakamura, Hiroshi
    IPSJ Online Transactions, 2012, 5 (2012): : 13 - 20