共 50 条
- [42] A fault-tolerant routing algorithm in 3D topology manycore processors 2015 2ND INTERNATIONAL CONFERENCE ON KNOWLEDGE-BASED ENGINEERING AND INNOVATION (KBEI), 2015, : 216 - 221
- [43] ERA: An Efficient Routing Algorithm for Power, Throughput and Latency in Network-on-Chips NETWORK AND PARALLEL COMPUTING, 2010, 6289 : 481 - 490
- [45] FasTest: A Concurrent Strategy to Test Components of 3D Network-on-Chips 2019 IEEE 62ND INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2019, : 65 - 68
- [47] A distributed routing algorithm for reliable communication in vertically partially connected 3D NoC Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao/Journal of Computer-Aided Design and Computer Graphics, 2014, 26 (03): : 502 - 510
- [48] System-level optimization of Network-on-Chips for heterogeneous 3D System-on-Chips 2019 IEEE 37TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD 2019), 2019, : 409 - 412
- [50] ILP-Based Communication Reduction for Heterogeneous 3D Network-on-Chips PROCEEDINGS OF THE 2013 21ST EUROMICRO INTERNATIONAL CONFERENCE ON PARALLEL, DISTRIBUTED, AND NETWORK-BASED PROCESSING, 2013, : 514 - 518