Advertiser Elevator: A Fault Tolerant Routing Algorithm for Partially Connected 3D Network-on-Chips

被引:0
|
作者
Taheri, Ebadollah [1 ]
Isakov, Mihailo [1 ]
Patooghy, Ahmad [1 ]
Kinsy, Michel A. [1 ]
机构
[1] Boston Univ, ASCS Lab, Dept Elect & Comp Engn, Boston, MA 02215 USA
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, we propose an adaptive routing algorithm for vertically partially connected 3D NoCs to (1) overcome failures in vertical links, and (2) find the nearest available vertical link for rerouting of packets. To track the position of each vertical link and distance to the other nodes, the proposed routing algorithm, named Advertiser Elevator, indexes each vertical link and implements a mechanism for announcing and sharing these indexes with the other nodes of the network. Packets are routed toward the nearest vertical link based on received indexes. The routing algorithm tolerates vertical link failures by interpreting the absence of index messages from a vertical link node as a link failure at the node. Packets are rerouted around failed links based on collected messages. The performance of the Advertiser Elevator routing algorithm is evaluated using the Access Noxim NoC simulator under different network congestion levels and fault rates. The results show that the proposed routing algorithm (1) is able to deliver packets as long as there are at least four live vertical links in the network (e.g., corner links) and (2) improves the average network latency by 15% over the well-known Elevator-First routing algorithm.
引用
收藏
页码:136 / 139
页数:4
相关论文
共 50 条
  • [41] A novel IP-core mapping algorithm in reliable 3D optical network-on-chips
    Guo, Lei
    Ge, Yifan
    Hou, Weigang
    Guo, Pengxing
    Cai, Qing
    Wu, Jingjing
    OPTICAL SWITCHING AND NETWORKING, 2018, 27 : 50 - 57
  • [42] A fault-tolerant routing algorithm in 3D topology manycore processors
    Fathi, Morteza
    Ebrahimi, Sara
    Pedram, Hossein
    2015 2ND INTERNATIONAL CONFERENCE ON KNOWLEDGE-BASED ENGINEERING AND INNOVATION (KBEI), 2015, : 216 - 221
  • [43] ERA: An Efficient Routing Algorithm for Power, Throughput and Latency in Network-on-Chips
    Sharma, Varsha
    Agarwal, Rekha
    Gaur, Manoj S.
    Laxmi, Vijay
    Vineetha, V.
    NETWORK AND PARALLEL COMPUTING, 2010, 6289 : 481 - 490
  • [44] Intelligent learning-based routing algorithm for optical network-on-chips
    Huang, Zhouping
    Xu, Fang
    Xie, Yiyuan
    Su, Ye
    Chen, Zhuang
    Jiang, Xiao
    JOURNAL OF OPTICAL COMMUNICATIONS AND NETWORKING, 2025, 17 (04) : 285 - 293
  • [45] FasTest: A Concurrent Strategy to Test Components of 3D Network-on-Chips
    Hasanzadeh, Mahdi
    Taheri, Ebadollah
    Shafaei, Mansour
    Patooghy, Ahmad
    2019 IEEE 62ND INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2019, : 65 - 68
  • [46] Securet3d: An Adaptive, Secure, and Fault-Tolerant Aware Routing Algorithm for Vertically-Partially Connected 3D-NoC
    da Silva, Alexandre Almeida
    Nogueira, Lucas
    Coelho, Alexandre
    Silveira, Jarbas A. N.
    Marcon, Cesar
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2025, 33 (01) : 275 - 287
  • [47] A distributed routing algorithm for reliable communication in vertically partially connected 3D NoC
    Ouyang, Yiming
    Han, Qianqian
    Liang, Huaguo
    Huang, Zhengfeng
    Wang, Xiumin
    Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao/Journal of Computer-Aided Design and Computer Graphics, 2014, 26 (03): : 502 - 510
  • [48] System-level optimization of Network-on-Chips for heterogeneous 3D System-on-Chips
    Joseph, Jan Moritz
    Ermel, Dominik
    Bamberg, Lennart
    Garcia-Oritz, Alberto
    Pionteck, Thilo
    2019 IEEE 37TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD 2019), 2019, : 409 - 412
  • [49] Fault-Tolerant Topology Generation Method for Application-Specific Network-on-Chips
    Tosun, Suleyman
    Ajabshir, Vahid B.
    Mercanoglu, Ozge
    Ozturk, Ozcan
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2015, 34 (09) : 1495 - 1508
  • [50] ILP-Based Communication Reduction for Heterogeneous 3D Network-on-Chips
    Akturk, Ismail
    Ozturk, Ozcan
    PROCEEDINGS OF THE 2013 21ST EUROMICRO INTERNATIONAL CONFERENCE ON PARALLEL, DISTRIBUTED, AND NETWORK-BASED PROCESSING, 2013, : 514 - 518