共 50 条
- [1] A Fault-Tolerant Routing Method for 2D-Mesh Network-on-Chips Based on the Passage of Fault Blocks 2018 IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS-TAIWAN (ICCE-TW), 2018,
- [2] Route-Aware Task Mapping Method for Fault-Tolerant 2D-Mesh Network-on-Chips 2011 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI AND NANOTECHNOLOGY SYSTEMS (DFT), 2011, : 472 - 480
- [3] A Fault-tolerant Routing Method for 2D-torus Network-on-Chips Based on Bus Functions PROCEEDINGS OF ISCIT 2021: 2021 20TH INTERNATIONAL SYMPOSIUM ON COMMUNICATIONS AND INFORMATION TECHNOLOGIES (ISCIT), 2021, : 123 - 128
- [4] A Link Fault-Tolerant Routing Algorithm for Mesh-of-Tree based Network-on-Chips 2019 IEEE INTERNATIONAL SYMPOSIUM ON SMART ELECTRONIC SYSTEMS (ISES 2019), 2019, : 181 - 184
- [5] A Fault-tolerant Routing Method for Network-on-Chips Based on Communication Function Fault Model 2021 9TH INTERNATIONAL CONFERENCE ON INFORMATION AND EDUCATION TECHNOLOGY (ICIET 2021), 2021, : 405 - 409
- [6] Fault-Tolerant Routing for Irregular-Topology-based Network-on-Chips 2014 SECOND INTERNATIONAL SYMPOSIUM ON COMPUTING AND NETWORKING (CANDAR), 2014, : 123 - 129
- [7] A reconfigurable routing algorithm for a fault-tolerant 2D-Mesh Network-on-Chip 2008 45TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2008, : 441 - +
- [9] Study of Fault-Tolerant Routing Algorithm of NoC Based on 2D-Mesh Topology 2013 IEEE INTERNATIONAL CONFERENCE ON APPLIED SUPERCONDUCTIVITY AND ELECTROMAGNETIC DEVICES (ASEMD), 2013, : 189 - 193
- [10] A Fault-tolerant Router's Simulation and Design based-FPGA in Network-on-chips PEEA 2011, 2011, 23