New features in Planar SiGe Channel Tunnel FETs Performance and Operation

被引：0

作者：

Le Royer, C. ^{[1
]}

Hutin, L. ^{[1
]}

Martinie, S. ^{[1
]}

Nguyen, P. ^{[1
]}

Barraud, S. ^{[1
]}

Glowacki, F. ^{[1
]}

Cristoloveanu, S. ^{[2
]}

Vinet, M. ^{[1
]}

机构：

[1] CEA, LETI, MINATEC Campus, F-38054 Grenoble, France

[2] INP Grenoble, MINATEC, MEP LAHC, Grenoble, France

来源：

2015 SILICON NANOELECTRONICS WORKSHOP (SNW) | 2015年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

We report the characterization of SiGe Tunnel FETs (TFETs) fabricated on SGOI with a standard CMOS process. The large gain in saturation gain (x20) is due to the threshold voltage shift and to enhanced intrinsic band-to-band tunneling injection (both related to the narrow band gap of SiGe channels). We also investigate the ambipolar signature from the ID(VDS) of TFETs which we compare to MOSFETs. A simple protocol is proposed and validated to get a rapid insight in injection mechanism at the two junctions of any FET device.

引用

页数：2

共 50 条

[1] Device and Circuit Performance Evaluation and Improvement of SiGe Tunnel FETs
Mishra, Rahul
Ghosh, Bahniman
Banerjee, Sanjay K.
ENABLING SCIENCE AND NANOTECHNOLOGY, 2011, 1341 : 185 - +
[2] Design of U-Shape Channel Tunnel FETs With SiGe Source Regions
Wang, Wei
Wang, Peng-Fei
Zhang, Chun-Min
Lin, Xi
Liu, Xiao-Yong
Sun, Qing-Qing
Zhou, Peng
Zhang, David Wei
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2014, 61 (01) : 193 - 197
[3] Experimental Investigations of SiGe Channels for Enhancing the SGOI Tunnel FETs Performance
Le Royer, C.
Villalon, A.
Martinie, S.
Nguyen, P.
Barraud, S.
Glowacki, F.
Cristoloveanu, S.
Vinet, M.
2015 JOINT INTERNATIONAL EUROSOI WORKSHOP AND INTERNATIONAL CONFERENCE ON ULTIMATE INTEGRATION ON SILICON (EUROSOI-ULIS), 2015, : 69 - 72
[4] New opportunities for SiGe and Ge channel p-FETs
Bedell, S. W.
Daval, N.
Khakifirooz, A.
Kulkarni, P.
Fogel, K.
Domenicucci, A.
Sadana, D. K.
MICROELECTRONIC ENGINEERING, 2011, 88 (04) : 324 - 330
[5] Evaluation of reconfigurable tunnel FETs for low power and high performance operation
Blawid, Stefan
de Andrade, Denise L. M.
Wolf, Florian
Mothes, Sven
Claus, Martin
2017 INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES (SISPAD 2017), 2017, : 193 - 196
[6] Device Improvement and Circuit Performance Evaluation of complete SiGe Double Gate Tunnel FETs
Ghosh, Bahniman
Mishra, Rahul
16TH INTERNATIONAL WORKSHOP ON PHYSICS OF SEMICONDUCTOR DEVICES, 2012, 8549
[7] Improved Performance of Junction less Tunnel FETs with Source/Channel Heterostructure
Gundapaneni, Suresh
Konar, Aniruddha
Bajaj, Mohit
Murali, K. V. R. M.
PHYSICS OF SEMICONDUCTOR DEVICES, 2014, : 289 - 290
[8] NEGF analysis of double gate SiGe and GaAs tunnel FETs
Mishra, Rahul
Ghosh, Bahniman
16TH INTERNATIONAL WORKSHOP ON PHYSICS OF SEMICONDUCTOR DEVICES, 2012, 8549
[9] Dopingless ferroelectric tunnel FET architecture for the improvement of performance of dopingless n-channel tunnel FETs
Lahgere, Avinash
Panchore, Meena
Singh, Jawar
SUPERLATTICES AND MICROSTRUCTURES, 2016, 96 : 16 - 25
[10] Short-Channel Effects in Tunnel FETs
Wu, Jianzhi
Min, Jie
Taur, Yuan
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2015, 62 (09) : 3019 - 3024

← 1 2 3 4 5 →