Soft error hardened latch scheme for enhanced scan based delay fault testing

被引：2

作者：

Ikedai, Takashi ^{[1
]}

Namba, Kazuteru ^{[1
]}

Ito, Hideo ^{[1
]}

机构：

[1] Chiba Univ, Grad Sch Sci & Technol, Inage Ku, Chiba 2638522, Japan

来源：

DFT 2007: 22ND IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT-TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS | 2007年

关键词：

D O I：

10.1109/DFT.2007.44

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

In recent high-density, high-speed and low-power VLSIs, soft errors (M) and delay faults (DFs) frequently occur. Therefore, SE hardened design and DF testing are essential. This paper proposes three types of scan flip-flops (FFs) which have SE tolerant capability and allow enhanced scan shifting for DF testing, i.e. arbitraty two-pattern testing. The slave latches used in these FFs are constructed by adding some extra transistors which make enhanced scan shifting possible fir DF testing on an existing SE hardened latch. The areas and time overheads of the proposed latches are tip to 33.3% and 31.4% larger than those of the existing SE hardened latch respectively. However, the areas of the proposed FFs are about 30% smaller than existing FFs which have SE tolerant capability and allow enhanced scan shifting for DF testing.

引用

页码：282 / 290

页数：9

共 50 条

[41] Online-ABFT: An Online Algorithm Based Fault Tolerance Scheme for Soft Error Detection in Iterative Methods
Chen, Zizhong
ACM SIGPLAN NOTICES, 2013, 48 (08) : 167 - 176
[42] Pseudo-functional scan-based BIST for delay fault
Lin, YC
Lu, F
Cheng, KT
23RD IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2005, : 229 - 234
[43] Scan-based delay fault tests for diagnosis of transition faults
Pomeranz, Irith
Reddy, Sudhakar M.
21ST IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT-TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2006, : 419 - +
[44] On path delay fault testing of multiplexer - Based shifters
Vergos, HT
Tsiatouhas, Y
Haniotakis, T
Nikolos, D
Nicolaidis, M
NINTH GREAT LAKES SYMPOSIUM ON VLSI, PROCEEDINGS, 1999, : 20 - 23
[45] Satisfiability-based functional delay fault testing
Kim, J
Silva, JM
Sakallah, KA
VLSI: SYSTEMS ON A CHIP, 2000, 34 : 362 - 372
[46] F-Scan Test Generation Model for Delay Fault Testing at RTL using Standard Full Scan ATPG
Obien, Marie Engelene J.
Ohtake, Satoshi
Fujiwara, Hideo
2011 16TH IEEE EUROPEAN TEST SYMPOSIUM (ETS), 2011, : 203 - 203
[47] An experimental study comparing the relative effectiveness of functional, scan, IDDq and delay-fault testing
Nigh, P
Needham, W
Butler, K
Maxwell, P
Aitken, R
15TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1997, : 459 - 464
[48] Structural delay testing of latch-based high-speed pipelines with time borrowing
Chung, KY
Gupta, SK
INTERNATIONAL TEST CONFERENCE 2003, PROCEEDINGS, 2003, : 1089 - 1097
[49] Effectiveness of scan-based delay fault tests in diagnosis of transition faults
Pomeranz, I.
Reddy, S. M.
IET COMPUTERS AND DIGITAL TECHNIQUES, 2007, 1 (05): : 537 - 545
[50] BIST-based delay-fault testing in FPGAs
Abramovici, M
Stroud, C
PROCEEDINGS OF THE EIGHTH IEEE INTERNATIONAL ON-LINE TESTING WORKSHOP, 2002, : 131 - 134

← 1 2 3 4 5 →