A CORDIC-based unified systolic architecture for sliding window applications of discrete transforms

被引：11
|
作者：
Kar, DC [1 ]
Rao, VVB [1 ]
机构：
[1] N DAKOTA STATE UNIV,DEPT ELECT ENGN,FARGO,ND 58105
来源：
IEEE TRANSACTIONS ON SIGNAL PROCESSING | 1996年 / 44卷 / 02期
关键词：
D O I：
10.1109/78.485943
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A CORDIC-based, unified systolic architecture for sliding window applications of the discrete Fourier transform (DFT), the discrete Hartley transform (DHT), the discrete cosine transform (DCT), and the discrete sine transform (DST) is proposed. Compared to earlier works, the proposed scheme offers significant reduction in hardware, particularly for DHT. For an N-point DHT, it requires only right perpendicular N/2 left perpendicular + 1 processing elements, each consisting of one CORDIC processor and two adders.
引用
收藏
页码：441 / 444
页数：4
相关论文
共 50 条
  • [1] Cordic-based architectures for the efficient implementation of discrete wavelet transforms
    Simon, S
    Rieder, P
    Schimpfle, C
    Nossek, JA
    ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 4, 1996, : 77 - 80
  • [2] CORDIC-based unified VLSI architecture for implementing window functions for real time spectral analysis
    Ray, K. C.
    Dhar, A. S.
    IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 2006, 153 (06): : 539 - 544
  • [3] EFFICIENT CORDIC-BASED SYSTOLIC ARCHITECTURES FOR THE DISCRETE HARTLEY TRANSFORM
    FANG, WH
    LEE, JD
    IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 1995, 142 (03): : 201 - 207
  • [4] CORDIC-Based Enhanced Systolic Array Architecture for QR Decomposition
    Zhang, Jianfeng
    Chow, Paul
    Liu, Hengzhu
    ACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS, 2016, 9 (02)
  • [5] A Unified Parallel CORDIC-Based Hardware Architecture for LSTM Network Acceleration
    Mohamed, Nadya A.
    Cavallaro, Joseph R.
    IEEE TRANSACTIONS ON COMPUTERS, 2023, 72 (10) : 2752 - 2766
  • [6] An efficient unified systolic architecture for the computation of discrete trigonometric transforms
    Fang, WH
    Wu, ML
    ISCAS '97 - PROCEEDINGS OF 1997 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I - IV: CIRCUITS AND SYSTEMS IN THE INFORMATION AGE, 1997, : 2092 - 2095
  • [7] CORDIC-based parallel architecture for one dimensional discrete Mellin transform
    Ray, Kailash Chandra
    Dhar, Anindya Sundar
    PROCEEDINGS OF THE 2016 IEEE REGION 10 CONFERENCE (TENCON), 2016, : 1638 - 1643
  • [8] A NOVEL CORDIC-BASED ARRAY ARCHITECTURE FOR THE MULTIDIMENSIONAL DISCRETE HARTLEY TRANSFORM
    GUO, JI
    LIU, CM
    JEN, CW
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1995, 42 (05): : 349 - 355
  • [9] CORDIC-based VLSI architecture for real time implementation of flat top window
    Kumar, Vikas
    Ray, Kailash Chandra
    Kumar, Preetam
    MICROPROCESSORS AND MICROSYSTEMS, 2014, 38 (08) : 1063 - 1071
  • [10] CORDIC-based systolic adaptive equalizer architecture for high data rate CDMA receivers
    Williams, LV
    Takala, JH
    SYMPOTIC '04: JOINT IST WORKSHOP ON MOBILE FUTURE & SYMPOSIUM ON TRENDS IN COMMUNICATIONS, PROCEEDINGS, 2004, : 9 - 12
12345